HASE DLX simulation model

被引：16

作者：

Ibbett, RN ^{[1
]}

机构：

[1] Univ Edinburgh, Inst Comp Syst Architecture, Div Informat, Edinburgh EH9 3JZ, Midlothian, Scotland

来源：

IEEE MICRO | 2000年 / 20卷 / 03期

基金：

英国工程与自然科学研究理事会;

关键词：

D O I：

10.1109/40.846310

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This DLX architecture model offers a variety of visualization mechanisms. Instructors use hase both as a demonstration tool and as a platform for programming exercises through which students learn to appreciate the importance of code optimization at the software-hardware interface.

引用

页码：57 / 65

页数：9

共 11 条

[1]

[Anonymous], 1342 U WISC COMP SCI

[2]

Coe P. S., 1998, ACM Transactions on Modeling and Computer Simulation, V8, P431, DOI 10.1145/295251.295259

[3]

Hennessy JL., 1990, COMPUTER ARCHITECTUR

[4]

Howell F., 1998, SIMULATION SERIES, V30, P51

[5] Computer architecture visualisation techniques [J].

Ibbett, RN .

MICROPROCESSORS AND MICROSYSTEMS, 1999, 23 (05) :291-300

[6] The University of Manchester MU5 project [J].

Ibbett, RN .

IEEE ANNALS OF THE HISTORY OF COMPUTING, 1999, 21 (01) :24-33

[7]

LARUS JR, 1990, 966 U WISC COMP SCI

[8]

Pai VS, 1997, 9705 RIC U DEP EL CO

[9]

Thornton J.E., 1970, Design of a computer: The Control Data 6600

[10] Designing a NICE processor [J].

Ulmann, B .

MICROPROCESSORS AND MICROSYSTEMS, 1999, 23 (05) :257-264

← 1 2 →