Modified Lifting Scheme Algorithm for DWT with Optimized Latency & Throughput and FPGA Implementation for Low Power & Area

被引：0

作者：

Mohan, Murali S. ^{[1
]}

Sathyanarayana, P. ^{[2
]}

机构：

[1] SVCET, Dept ECE, Chittoor, AP, India

[2] SV Univ, Coll Engn, Dept ECE, Tirupati, Andhra Pradesh, India

来源：

2016 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER APPLICATIONS (ICACA) | 2016年

关键词：

Lifting Scheme; Pipelined Lifting DWT; FPGA; Throughput; Latency; ARCHITECTURE;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The image processing applications require low power and high speed, the convolution based 1D-DWT is not desirable. In this proposed architecture the modified 5/3 lifting algorithm is realized on FPGA platform with optimizations. The latency and throughput is optimized with the modified algorithm. The architecture is modelled using HDL and implemented on FPGA. The proposal operates at 178MHz and realised for an area consumption of less than 1% with 24mW power consumption. The computed reports show performance improvement over existing techniques.

引用

页码：351 / 356

页数：6

共 17 条

[1] Abdul KhaderJilani Saudagar, 2005, INT J ENG TECHNOLOGY, V2, P252
[2] A VLSI architecture for lifting-based forward and inverse wavelet transform
Andra, K
Chakrabarti, C
Acharya, T
[J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2002, 50 (04) : 966 - 977
[3] Implementation and comparison of the 5/3 lifting 2D discrete wavelet transform computation schedules on FPGAs
Angelopoulou, Maria E.
Cheung, Peter Y. K.
Masselos, Konstantinos
Andreopoulos, Yiannis
[J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 51 (01): : 3 - 21
[4] [Anonymous], 2012, PERFORMANCE ANAL NEU, V58, P13
[5] Aroutchelvame, 2005, IEEE, P56
[6] Aybay I., 1996, Neural Network World, V6, P11
[7] Chung-Jr Lian, 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P445, DOI 10.1109/ISCAS.2001.921103
[8] GadeaGirones Rafael, 1999, P 6 IEEE INT C EL CI, V2, DOI [10.1109/ICECS.1999.813407, DOI 10.1109/ICECS.1999.813407]
[9] Jer Min Jou, 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P529, DOI 10.1109/ISCAS.2001.921124
[10] Mohan S. Murali, 2013, INT J SCI ENG RES, V4, P1931

← 1 2 →