Modified Lifting Scheme Algorithm for DWT with Optimized Latency & Throughput and FPGA Implementation for Low Power & Area

被引：0
|
作者：
Mohan, Murali S. [1 ]
Sathyanarayana, P. [2 ]
机构：
[1] SVCET, Dept ECE, Chittoor, AP, India
[2] SV Univ, Coll Engn, Dept ECE, Tirupati, Andhra Pradesh, India
来源：
2016 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER APPLICATIONS (ICACA) | 2016年
关键词：
Lifting Scheme; Pipelined Lifting DWT; FPGA; Throughput; Latency; ARCHITECTURE;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The image processing applications require low power and high speed, the convolution based 1D-DWT is not desirable. In this proposed architecture the modified 5/3 lifting algorithm is realized on FPGA platform with optimizations. The latency and throughput is optimized with the modified algorithm. The architecture is modelled using HDL and implemented on FPGA. The proposal operates at 178MHz and realised for an area consumption of less than 1% with 24mW power consumption. The computed reports show performance improvement over existing techniques.
引用
收藏
页码：351 / 356
页数：6
相关论文
共 50 条
  • [1] Implementation of Lifting Scheme Based DWT Architecture on FPGA
    Bhat, Naagesh S.
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, 2013, 174 : 361 - 369
  • [2] High-Speed FPGA Implementation for DWT of Lifting Scheme
    Wang, Wei
    Du, Zhiyun
    Zeng, Yong
    2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 2096 - 2099
  • [3] FPGA Implementation of 1D and 2D DWT architecture using modified lifting scheme
    Nagabushanam, M.
    Ramachandran, S.
    Kumar, P.
    WSEAS Transactions on Signal Processing, 2013, 9 (04): : 227 - 236
  • [4] Area Optimized Implementation of AES Algorithm on FPGA
    Deshpande, Hrushikesh S.
    Karande, Kailash J.
    Mulani, Aitaaf O.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 10 - 14
  • [5] FPGA Implementation of High Speed Low Area DWT Based Invisible Image Watermarking Algorithm
    Karthigaikumar, P.
    Anumol
    Baskaran, K.
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 266 - 273
  • [6] Low-Latency, Small-Area FPGA Implementation of the Advanced Encryption Standard Algorithm
    Hoang Trang
    Nguyen Van Loi
    INTERNATIONAL JOURNAL OF DISTRIBUTED SYSTEMS AND TECHNOLOGIES, 2013, 4 (01) : 56 - 77
  • [7] High-level synthesis assisted, low-latency, area- and power-optimized FPGA implementation of MUSIC algorithm for direction-of-arrival estimation
    Sikka, Prateek
    SUSTAINABLE ENERGY TECHNOLOGIES AND ASSESSMENTS, 2023, 57
  • [8] Design and implementation of area optimized AES algorithm on reconfigurable FPGA
    Rady, Ahmed
    El Sehely, Ehab
    El Hennawy, A. M.
    2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 247 - +
  • [9] An Implementation of Area Optimized Low Power MAC
    Babu, P. Ashok
    JOURNAL OF MECHANICS OF CONTINUA AND MATHEMATICAL SCIENCES, 2019, 14 (03): : 112 - 123
  • [10] Implementation of AES Algorithm on FPGA for Low Area Consumption
    Khose, Pritamkumar N.
    Raut, Vrushali G.
    2015 INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING (ICPC), 2015,
12345