Formal Design Space Exploration for Memristor-based Crossbar Architecture

被引:0
|
作者
Traiola, Marcello [1 ]
Barbareschi, Mario [2 ]
Bosio, Alberto [1 ]
机构
[1] Univ Montpellier, CNRS, LIRMM, Montpellier, France
[2] Univ Naples Federico II, DIETI, Naples, Italy
关键词
Memristor crossbar; Design Space Exploration; Boolean Functions; Circuit Synthesis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The unceasing shrinking process of CMOS technology is leading to its physical limits, impacting several aspects, such as performances, power consumption and many others. Alternative solutions are under investigation in order to overcome CMOS limitations. Among them, the memristor is one of promising technologies. Several works have been proposed so far, describing how to synthesize boolean logic functions on memristors-based crossbar architecture. However, depending on the synthesis parameters, different architectures can be obtained. Design Space Exploration (DSE) is therefore mandatory to help and guide the designer in order to select the best crossbar configuration. In this paper, we present a formal DSE approach. The main advantage is that it does not require any simulation and thus it avoids any runtime overheads. Preliminary results show the huge gain in runtime compared to simulation-based DSE.
引用
收藏
页码:145 / 150
页数:6
相关论文
共 50 条
  • [31] On Synthesizing Memristor-Based Logic Circuits in Area-Constrained Crossbar Arrays
    Lee, Hsin-Tsung
    Lin, Chia-Chun
    Chen, Yung-Chih
    Wang, Chun-Yao
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 316 - 316
  • [32] Improved Read Voltage Margins with Alternative Topologies for Memristor-based Crossbar Memories
    Vourkas, Ioannis
    Stathis, Dimitrios
    Sirakoulis, Georgios Ch
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 336 - 339
  • [33] A Novel Write-Scheme For Data Integrity In Memristor-Based Crossbar Memories
    Ruotolo, Angelo Giuseppe
    Ottavi, Marco
    Pontarelli, Salvatore
    Lombardi, Fabrizio
    PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 168 - 173
  • [34] A memristor-based architecture combining memory and image processing
    Zhou Jing
    Yang XueJun
    Wu JunJie
    Zhu Xuan
    Fang XuDong
    Huang Da
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (05) : 1 - 12
  • [35] Memristor-Based CiM Architecture for Big Data Era
    Apollos, Ezeogu C.
    Adeshina, Steve A.
    Nnanna, Nwojo A.
    2019 15TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTER AND COMPUTATION (ICECCO), 2019,
  • [36] A memristor-based architecture combining memory and image processing
    Jing Zhou
    XueJun Yang
    JunJie Wu
    Xuan Zhu
    XuDong Fang
    Da Huang
    Science China Information Sciences, 2014, 57 : 1 - 12
  • [37] A memristor-based architecture combining memory and image processing
    ZHOU Jing
    YANG XueJun
    WU JunJie
    ZHU Xuan
    FANG XuDong
    HUANG Da
    Science China(Information Sciences), 2014, 57 (05) : 183 - 194
  • [38] Design of Memristor-Based Combinational Logic Circuits
    Gongzhi Liu
    Shuhang Shen
    Peipei Jin
    Guangyi Wang
    Yan Liang
    Circuits, Systems, and Signal Processing, 2021, 40 : 5825 - 5846
  • [39] Memristor-based circuit design of BiLSTM network
    Yang, Le
    Lei, Jun
    Cheng, Ming
    Ding, Zhixia
    Li, Sai
    Zeng, Zhigang
    NEURAL NETWORKS, 2025, 181
  • [40] Design and Analysis of Memristor-based Combinational Circuits
    Singh, Anuradha
    IETE JOURNAL OF RESEARCH, 2020, 66 (02) : 182 - 191