Formal Design Space Exploration for Memristor-based Crossbar Architecture

被引:0
|
作者
Traiola, Marcello [1 ]
Barbareschi, Mario [2 ]
Bosio, Alberto [1 ]
机构
[1] Univ Montpellier, CNRS, LIRMM, Montpellier, France
[2] Univ Naples Federico II, DIETI, Naples, Italy
来源
2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS) | 2017年
关键词
Memristor crossbar; Design Space Exploration; Boolean Functions; Circuit Synthesis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The unceasing shrinking process of CMOS technology is leading to its physical limits, impacting several aspects, such as performances, power consumption and many others. Alternative solutions are under investigation in order to overcome CMOS limitations. Among them, the memristor is one of promising technologies. Several works have been proposed so far, describing how to synthesize boolean logic functions on memristors-based crossbar architecture. However, depending on the synthesis parameters, different architectures can be obtained. Design Space Exploration (DSE) is therefore mandatory to help and guide the designer in order to select the best crossbar configuration. In this paper, we present a formal DSE approach. The main advantage is that it does not require any simulation and thus it avoids any runtime overheads. Preliminary results show the huge gain in runtime compared to simulation-based DSE.
引用
收藏
页码:145 / 150
页数:6
相关论文
共 50 条
  • [31] Toward Simulation-Assisted Architecture Design Space Exploration of Indoor Robotics Networks
    Bianchi, Cristian
    Shah, Ayub
    Marangoni, Chiara
    Passerone, Roberto
    2024 IEEE 20TH INTERNATIONAL CONFERENCE ON FACTORY COMMUNICATION SYSTEMS, WFCS, 2024, : 196 - 199
  • [32] Schedule-aware performance estimation of communication architecture for efficient design space exploration
    Kim, S
    Im, C
    Ha, S
    CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 195 - 200
  • [33] Schedule-aware performance estimation of communication architecture for efficient design space exploration
    Kim, S
    Im, C
    Ha, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (05) : 539 - 552
  • [34] Evolutionary multi-objective multi-architecture design space exploration methodology
    Christopher P. Frank
    Renaud A. Marlier
    Olivia J. Pinon-Fischer
    Dimitri N. Mavris
    Optimization and Engineering, 2018, 19 : 359 - 381
  • [35] Platform design space exploration using architecture decision viewpoints-A longitudinal study
    van Heesch, U.
    Jansen, A.
    Pei-Breivold, H.
    Avgeriou, P.
    Manteuffel, C.
    JOURNAL OF SYSTEMS AND SOFTWARE, 2017, 124 : 56 - 81
  • [36] Evolutionary multi-objective multi-architecture design space exploration methodology
    Frank, Christopher P.
    Marlier, Renaud A.
    Pinon-Fischer, Olivia J.
    Mavris, Dimitri N.
    OPTIMIZATION AND ENGINEERING, 2018, 19 (02) : 359 - 381
  • [37] Interfaces for Design Space Exploration
    Garcia, Sara
    Leitao, Antonio
    CO-CREATING THE FUTURE: INCLUSION IN AND THROUGH DESIGN, ECAADE 2022, VOL 1, 2022, : 331 - 340
  • [38] Practical Design Space Exploration
    Nardi, Luigi
    Koeplinger, David
    Olukotun, Kunle
    2019 IEEE 27TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2019), 2019, : 347 - 358
  • [39] MDE-Based Approach for Generalizing Design Space Exploration
    Saxena, Tripti
    Karsai, Gabor
    MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS, PT I, 2010, 6394 : 46 - 60
  • [40] A variation tolerant scheme for memristor crossbar based neural network designs via two-phase weight mapping and memristor programming
    Jin, Song
    Pei, Songwei
    Wang, Yu
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2020, 106 (106): : 270 - 276