Formal Design Space Exploration for Memristor-based Crossbar Architecture

被引:0
|
作者
Traiola, Marcello [1 ]
Barbareschi, Mario [2 ]
Bosio, Alberto [1 ]
机构
[1] Univ Montpellier, CNRS, LIRMM, Montpellier, France
[2] Univ Naples Federico II, DIETI, Naples, Italy
关键词
Memristor crossbar; Design Space Exploration; Boolean Functions; Circuit Synthesis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The unceasing shrinking process of CMOS technology is leading to its physical limits, impacting several aspects, such as performances, power consumption and many others. Alternative solutions are under investigation in order to overcome CMOS limitations. Among them, the memristor is one of promising technologies. Several works have been proposed so far, describing how to synthesize boolean logic functions on memristors-based crossbar architecture. However, depending on the synthesis parameters, different architectures can be obtained. Design Space Exploration (DSE) is therefore mandatory to help and guide the designer in order to select the best crossbar configuration. In this paper, we present a formal DSE approach. The main advantage is that it does not require any simulation and thus it avoids any runtime overheads. Preliminary results show the huge gain in runtime compared to simulation-based DSE.
引用
收藏
页码:145 / 150
页数:6
相关论文
共 50 条
  • [21] Variability-Tolerant Memristor-based Ratioed Logic in Crossbar Array
    Escudero, M.
    Vourkas, I.
    Rubio, A.
    Moll, F.
    NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 13 - 18
  • [22] Analyzing Fault Tolerance Behaviour in Memristor-based Crossbar for Neuromorphic Applications
    Yadav, Dev Narayan
    Datta, Kamalika
    Sengupta, Indranil
    2020 IEEE INTERNATIONAL TEST CONFERENCE INDIA (ITC INDIA), 2020, : 31 - 39
  • [23] Memristor-based vector neural network architecture
    刘海军
    陈长林
    朱熙
    孙盛阳
    李清江
    李智炜
    Chinese Physics B, 2020, (02) : 535 - 539
  • [24] Memristor-based vector neural network architecture
    Liu, Hai-Jun
    Chen, Chang-Lin
    Zhu, Xi
    Sun, Sheng-Yang
    Li, Qing-Jiang
    Li, Zhi-Wei
    CHINESE PHYSICS B, 2020, 29 (02)
  • [25] Design and development of memristor-based RRAM
    Pal, Soumitra
    Gupta, Vivek
    Ki, Wing Hung
    Islam, Aminul
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (04) : 548 - 557
  • [26] Design Space Evaluation of a Memristor Crossbar Based Multilayer Perceptron for Image Processing
    Yakopcic, Chris
    Fernando, B. Rasitha
    Taha, Tarek M.
    2019 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2019,
  • [27] Threshold-type memristor-based crossbar array design and its application in handwritten digit recognition
    Li, Qingjian
    Liang, Yan
    Lu, Zhenzhou
    Wang, Guangyi
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2023, 34 (02) : 324 - 334
  • [28] Design and Implementation of a Memristor-Based Oscillator
    Hsieh, Ping-Hsuan
    Tang, Ming-Li
    Hsu, Sheng-Yen
    Lin, Meng-Hung
    Chen, Yi-Hsiu
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [29] Threshold-type memristor-based crossbar array design and its application in handwritten digit recognition
    LI Qingjian
    LIANG Yan
    LU Zhenzhou
    WANG Guangyi
    JournalofSystemsEngineeringandElectronics, 2023, 34 (02) : 324 - 334
  • [30] A Novel Design for a Memristor-Based OR Gate
    Zhang, Yang
    Shen, Yi
    Wang, Xiaoping
    Guo, Yanwen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (08) : 781 - 785