Formal Design Space Exploration for Memristor-based Crossbar Architecture

被引:0
|
作者
Traiola, Marcello [1 ]
Barbareschi, Mario [2 ]
Bosio, Alberto [1 ]
机构
[1] Univ Montpellier, CNRS, LIRMM, Montpellier, France
[2] Univ Naples Federico II, DIETI, Naples, Italy
来源
2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS) | 2017年
关键词
Memristor crossbar; Design Space Exploration; Boolean Functions; Circuit Synthesis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The unceasing shrinking process of CMOS technology is leading to its physical limits, impacting several aspects, such as performances, power consumption and many others. Alternative solutions are under investigation in order to overcome CMOS limitations. Among them, the memristor is one of promising technologies. Several works have been proposed so far, describing how to synthesize boolean logic functions on memristors-based crossbar architecture. However, depending on the synthesis parameters, different architectures can be obtained. Design Space Exploration (DSE) is therefore mandatory to help and guide the designer in order to select the best crossbar configuration. In this paper, we present a formal DSE approach. The main advantage is that it does not require any simulation and thus it avoids any runtime overheads. Preliminary results show the huge gain in runtime compared to simulation-based DSE.
引用
收藏
页码:145 / 150
页数:6
相关论文
共 50 条
  • [21] Memristor-Based Discrete Fourier Transform for Improving Performance and Energy Efficiency
    Cai, Ruizhe
    Ren, Ao
    Wang, Yanzhi
    Yuan, Bo
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 643 - 648
  • [22] Heterogeneous Multiprocessor on Chip Compiler, Architecture, Place and Route Design Space Exploration
    Hammami, O.
    2008 IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 2008, : 383 - 388
  • [23] GA-EDA: Hybrid Design Space Exploration Engine for Multicore Architecture
    Waris, Hira
    Ahmad, Ayaz
    Qadri, Muhammad Yasir
    Raja, Gulistan
    Malik, Tahir Nadeem
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (10)
  • [24] An efficient full-size convolutional computing method based on memristor crossbar
    Tan, Jinpei
    Shen, Siyuan
    Duan, Shukai
    Wang, Lidan
    ARTIFICIAL INTELLIGENCE REVIEW, 2024, 57 (06)
  • [25] An Optimal Hardware Implementation for Active Learning Method Based on Memristor Crossbar Structures
    Afrakoti, Iman Esmaili Paeen
    Shouraki, Saeed Bagheri
    Haghighat, Bahar
    IEEE SYSTEMS JOURNAL, 2014, 8 (04): : 1190 - 1199
  • [26] Software-Defined Design Space Exploration for an Efficient DNN Accelerator Architecture
    Yu, Ye
    Li, Yingmin
    Che, Shuai
    Jha, Niraj K.
    Zhang, Weifeng
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (01) : 45 - 56
  • [27] Architecture-Level Design Space Exploration of SuperScalar Microarchitecture for Network Applications
    Salehi, Mostafa E.
    Dorosti, Hamed
    Fakhraie, Sied Mehdi
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 269 - 272
  • [28] A design space exploration framework for reduced bit-width instruction set architecture (rISA) design
    Halambi, A
    Shrivastava, A
    Biswas, P
    Dutt, N
    Nicolau, A
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 120 - 125
  • [29] Visualization of Computer Architecture Simulation Data for System-Level Design Space Exploration
    Taghavi, Toktam
    Thompson, Mark
    Pimentel, Andy D.
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 149 - 160
  • [30] ZigZag: Enlarging Joint Architecture-Mapping Design Space Exploration for DNN Accelerators
    Mei, Linyan
    Houshmand, Pouya
    Jain, Vikram
    Giraldo, Sebastian
    Verhelst, Marian
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (08) : 1160 - 1174