Formal Design Space Exploration for Memristor-based Crossbar Architecture

被引:0
|
作者
Traiola, Marcello [1 ]
Barbareschi, Mario [2 ]
Bosio, Alberto [1 ]
机构
[1] Univ Montpellier, CNRS, LIRMM, Montpellier, France
[2] Univ Naples Federico II, DIETI, Naples, Italy
来源
2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS) | 2017年
关键词
Memristor crossbar; Design Space Exploration; Boolean Functions; Circuit Synthesis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The unceasing shrinking process of CMOS technology is leading to its physical limits, impacting several aspects, such as performances, power consumption and many others. Alternative solutions are under investigation in order to overcome CMOS limitations. Among them, the memristor is one of promising technologies. Several works have been proposed so far, describing how to synthesize boolean logic functions on memristors-based crossbar architecture. However, depending on the synthesis parameters, different architectures can be obtained. Design Space Exploration (DSE) is therefore mandatory to help and guide the designer in order to select the best crossbar configuration. In this paper, we present a formal DSE approach. The main advantage is that it does not require any simulation and thus it avoids any runtime overheads. Preliminary results show the huge gain in runtime compared to simulation-based DSE.
引用
收藏
页码:145 / 150
页数:6
相关论文
共 50 条
  • [1] A Design Space Exploration Framework for Memristor-Based Crossbar Architecture
    Barbareschi, Mario
    Bosio, Alberto
    O'Connor, Ian
    Fiser, Petr
    Traiola, Marcello
    2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 38 - 43
  • [2] Estimating dynamic power consumption for memristor-based CiM architecture
    Traiola, Marcello
    Barbareschi, Mario
    Bosio, Alberto
    MICROELECTRONICS RELIABILITY, 2018, 80 : 241 - 248
  • [3] Analyzing Fault Tolerance Behaviour in Memristor-based Crossbar for Neuromorphic Applications
    Yadav, Dev Narayan
    Datta, Kamalika
    Sengupta, Indranil
    2020 IEEE INTERNATIONAL TEST CONFERENCE INDIA (ITC INDIA), 2020, : 31 - 39
  • [4] Design Space Exploration with Deterministic Latency Guarantees for Crossbar MPSoC Architectures
    Uscumlic, Bogdan
    Enrici, Andrea
    Pacalet, Renaud
    Gharbi, Amna
    Apvrille, Ludovic
    Natarianni, Lionel
    Roullet, Laurent
    ICC 2020 - 2020 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2020,
  • [5] Formal system-level design space exploration
    Knorreck, Daniel
    Apvrille, Ludovic
    Pacalet, Renaud
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (02) : 250 - 264
  • [6] A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays
    Shamsi, Jafar
    Mohammadi, Karim
    Shokouhi, Shahriar B.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (12) : 2795 - 2805
  • [7] A Fast Design Space Exploration Method for Reconfigurable Architecture Based on Loop Optimization
    Zhang, Dan
    Zhao, Rongcai
    Han, Lin
    Liang, Weifang
    Qu, Jin
    Liu, Xiaonan
    MATERIALS, MECHATRONICS AND AUTOMATION, PTS 1-3, 2011, 467-469 : 812 - 817
  • [8] Design Space Exploration for Deterministic Ethernet-based Architecture of Automotive Systems
    Joshi, Prachi
    Narasimhan, Vedahari G.
    Zeng, Haibo
    Shukla, Sandeep K.
    Lin, Chung-Wei
    Yu, Huafeng
    2016 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2016, : 53 - 61
  • [9] Memristor crossbar-based unsupervised image learning
    Ling Chen
    Chuandong Li
    Tingwen Huang
    Yiran Chen
    Xin Wang
    Neural Computing and Applications, 2014, 25 : 393 - 400
  • [10] Memristor crossbar-based unsupervised image learning
    Chen, Ling
    Li, Chuandong
    Huang, Tingwen
    Chen, Yiran
    Wang, Xin
    NEURAL COMPUTING & APPLICATIONS, 2014, 25 (02) : 393 - 400