AN INVERSE METHOD FOR PARAMETRIC TIMED AUTOMATA

被引:56
作者
Andre, Etienne [1 ,2 ]
Chatain, Thomas [1 ,2 ]
Fribourg, Laurent [1 ,2 ]
Encrenaz, Emmanuelle [3 ,4 ]
机构
[1] ENS, LSV, F-94230 Cachan, France
[2] CNRS, F-94230 Cachan, France
[3] CNRS, F-75005 Paris, France
[4] Univ Paris 06, LIP6, F-75005 Paris, France
关键词
Parameter synthesis; reachability analysis; time-abstract equivalence; SYSTEMS;
D O I
10.1142/S0129054109006905
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We consider in this paper modeled by timed automata. The timing bounds involved in the action guards and location invariants of our timed automata are not constants, but parameters. Those parametric timed automata allow the modelling of various kinds of timed systems, e.g. communication protocols or asynchronous circuits. We will also assume that we are given an initial tuple pi(0) of values for the parameters which corresponds to values for which the system is known to behave properly. Our goal is to compute a constraint K(0) on the parameters, satisfied by pi(0), guaranteeing that, under any parameter valuation satisfying K(0), the system behaves in the same manner: for any two parameters valuations satisfying K(0), the behaviors of the timed automata are (time-abstract) equivalent, i.e., the traces of execution viewed as alternating sequences of actions and locations are identical. We present an algorithm Inverse Method that terminates in the case of acyclic models, and discuss how to extend it to the cyclic case. We also explain how to combine our method with classical synthesis methods which are based on the avoidance of a given set of bad states. A prototype implementation has been done, and various experiments are described.
引用
收藏
页码:819 / 836
页数:18
相关论文
共 24 条
[1]   A THEORY OF TIMED AUTOMATA [J].
ALUR, R ;
DILL, DL .
THEORETICAL COMPUTER SCIENCE, 1994, 126 (02) :183-235
[2]  
Alur R., 1993, STOC, P592, DOI DOI 10.1145/167088.167242
[3]  
ANDRE E, 2009, LNCS IN PRESS
[4]  
ANDRE E, 2009, SYNTHESIZING PARAMET
[5]  
ANNICHINI A, 2000, CAV 00
[6]  
[Anonymous], LNCS
[7]  
[Anonymous], J LOGIC ALGEBRAIC PR
[8]  
Ben Salah R, 2006, LECT NOTES COMPUT SC, V4137, P465
[9]   Timed verification of the generic architecture of a memory circuit using parametric timed automata [J].
Chevallier, Remy ;
Encrenaz-Tiphene, Emmanuelle ;
Fribourg, Laurent ;
Xu, Weiwen .
FORMAL METHODS IN SYSTEM DESIGN, 2009, 34 (01) :59-81
[10]  
Clariso R., 2005, ACSD 05