Improvement Energy Efficiency for a Hybrid Multibank Memory in Energy Critical Applications

被引:0
作者
Cho, Jungseok [1 ]
Youn, Jonghee M. [2 ]
Cho, Doosan [1 ]
机构
[1] Sunchon Natl Univ, Elect & Elect Engn, Sunchon, Jeollanam Do, South Korea
[2] Yeungnam Univ, Comp Engn, Gyongsan, Gyeongbuk, South Korea
来源
TEHNICKI VJESNIK-TECHNICAL GAZETTE | 2020年 / 27卷 / 06期
基金
新加坡国家研究基金会;
关键词
low power; memory system; optimizing compiler; system software; wearable IoT devices; PERFORMANCE; MANAGEMENT;
D O I
10.17559/TV-20200826040830
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
High performance, low power multiprocessor/multibank memory system requires a compiler that provides efficient data partitioning and mapping procedures. This paper introduced two compiler techniques for the data mapping to multibank memory, since data mapping is still an open problem and needs a better solution. The multibank memory can be consisted of volatile and non-volatile memory components to support ultra-low powered wearable devices. This hybrid memory system including volatile and non-volatile memory components yields higher complexity to map data onto it. To efficiently solve this mapping problem, we formulate it to a simple decision problem. Based on the problem definition, we proposed two efficient algorithms to determine the placement of data to the multibank memory. The proposed techniques consider the characteristic of the non-volatile memory that its write operation consumes more energy than the same operation of a volatile memory even though it provides ultra-low operation power and nearly zero leakage current. The proposed technique solves this negative effect of non-volatile memory by using efficient data placement technique and hybrid memory architecture. In experimental section, the result shows that the proposed techniques improve energy saving up to 59.5% for the hybrid multibank memory architecture.
引用
收藏
页码:1946 / 1955
页数:10
相关论文
共 37 条
  • [1] [Anonymous], 2010, PRACTICAL INTRO HARD, DOI DOI 10.1007/978-1-4419-6000-9_3
  • [2] [Anonymous], 1982, SIGPLAN Not, DOI DOI 10.1145/872726.806984
  • [3] CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories
    Balasubramonian, Rajeev
    Kahng, Andrew B.
    Muralimanohar, Naveen
    Shafiee, Ali
    Srinivas, Vaishnav
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (02)
  • [4] Baldini G, 2011, INT J DISASTER RECOV, V2, P9
  • [5] Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
  • [6] Braun M, 2009, LECT NOTES COMPUT SC, V5501, P174, DOI 10.1007/978-3-642-00722-4_13
  • [7] IMPROVEMENTS TO GRAPH-COLORING REGISTER ALLOCATION
    BRIGGS, P
    COOPER, KD
    TORCZON, L
    [J]. ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1994, 16 (03): : 428 - 455
  • [8] PORPLE: An Extensible Optimizer for Portable Data Placement on GPU
    Chen, Guoyang
    Wu, Bo
    Li, Dong
    Shen, Xipeng
    [J]. 2014 47TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2014, : 88 - 100
  • [9] Fast memory bank assignment for fixed-point digital signal processors
    Cho, J
    Paek, Y
    Whalley, D
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (01) : 52 - 74
  • [10] Vulnerability Analysis of Smart Phone and Tablet Operating Systems
    Coskun, Aysun
    Bostanci, Umit
    [J]. TEHNICKI VJESNIK-TECHNICAL GAZETTE, 2018, 25 (06): : 1860 - 1866