High-Speed Hardware Implementation of PQC Algorithm LAC

被引：0
|
作者：
Tong, Rui [1 ,2 ]
Yin, Yanzhao [1 ,2 ]
Wu, Liji [1 ,2 ]
Zhang, Xiangmin [1 ,2 ]
Qin, Zhenhui [1 ,2 ]
Wu, Xingjun [1 ,2 ]
Su, Linlin [3 ]
机构：
[1] Tsinghua Univ, Inst Microelect, Beijing, Peoples R China
[2] Natl Res Ctr Informat Sci & Technol, Beijing, Peoples R China
[3] Unigrp Guoxin Microelect Co Ltd, Beijing, Peoples R China
来源：
2020 IEEE 14TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID) | 2020年
关键词：
post-quantum cryptography (PQC); lattice-based; high-speed; simple power analysis (SPA);
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
As the computing power of quantum computers continues to improve, the security of the mathematical problems on current cryptographic algorithm used today will be challenged. It is necessary to formulate the standard of post-quantum cryptographic algorithm. LAC is one of 26 candidates for the Round 2 of NIST PQC contest. In this paper, we implement the high-speed anti-SPA hardware implementation of security level 1. Finally, since our work is the first implementation of LAC on Zynq-7000, there is no preliminary comparison, so we have a horizontal comparison with implementation of the same type of algorithm NewHope-512.
引用
收藏
页码：103 / 107
页数：5
相关论文
共 50 条
  • [1] ARQ PROTOCOLS FOR HIGH-SPEED HARDWARE IMPLEMENTATION
    GOPAL, I
    ROM, R
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1995, 27 (05): : 677 - 689
  • [2] High-Speed Hardware Implementation of Rainbow Signature on FPGAs
    Tang, Shaohua
    Yi, Haibo
    Ding, Jintai
    Chen, Huan
    Chen, Guomin
    POST-QUANTUM CRYPTOGRAPHY, 2011, 7071 : 228 - +
  • [3] Efficient Hardware Implementation of PQC Primitives and PQC algorithms Using High-Level Synthesis
    Soni, Deepraj
    Karri, Ramesh
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 296 - 301
  • [4] High-speed hardware architecture design and implementation of Ed25519 signature verification algorithm
    Xue Y.
    Liu S.
    Guo S.
    Li Y.
    Hu C.
    Tongxin Xuebao/Journal on Communications, 2022, 43 (03): : 101 - 112
  • [5] A high-speed and low-latency hardware implementation of RC4 cryptographic algorithm
    Sun, Caiban
    Liu, Wenrui
    Cheng, Jiafeng
    Sun, Nengyuan
    Peng, Zhaokang
    Sha, Heng
    Yu, Weize
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (12) : 5980 - 5996
  • [6] Hardware Implementation of Low Complexity High-speed Perceptron Block
    Choudhury, Rituparna
    Ahamed, Shaik Rafi
    Guha, Prithwijit
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 26 - 30
  • [7] A high-speed dual field arithmetic unit and hardware implementation
    Wang, Han
    Jiang, Anping
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 213 - 216
  • [8] High Speed Hardware Implementation of SHA-512 Algorithm
    Chen Huafeng
    Zhuang Jianzhong
    PROCEEDINGS OF 2009 INTERNATIONAL CONFERENCE ON INFORMATION, ELECTRONIC AND COMPUTER SCIENCE, VOLS I AND II, 2009, : 87 - 90
  • [9] High-speed FPGA Implementation of an Improved LMS Algorithm
    Dong, Xianglei
    Li, Huiyong
    Wang, Yu
    2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PROBLEM-SOLVING (ICCP), 2013, : 342 - 345
  • [10] High-speed turbo decoding algorithm and its implementation
    Choi, DG
    Lee, IG
    Jung, JW
    2004 9TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS), 2004, : 466 - 470
12345