Improving the Concurrency Performance of Persistent Memory Transactions on Multicores

被引：0
|
作者：
Wang, Qing [1 ]
Lu, Youyou [1 ]
Wu, Zhongjie [2 ]
Yang, Fan [1 ]
Shu, Jiwu [1 ]
机构：
[1] Tsinghua Univ, Beijing, Peoples R China
[2] Alibaba Grp Holding Ltd, Hangzhou, Zhejiang, Peoples R China
来源：
PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2020年
基金：
中国国家自然科学基金;
关键词：
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
Persistent memory provides data persistence to in-memory transaction systems, enabling full ACID properties. However, high data persistence worsens the concurrency performance due to delayed execution of conflicted transactions on multicores. In this paper, we propose SP3 (SPeculative Parallel Persistence) to improve the concurrency performance of persistent memory transactions. SP3 keeps the dependencies between different transactions in a DAG (direct acyclic graph) by detecting conflicts in the read/write sets, and speculatively executes conflicted transactions without waiting for the completeness of data persistence. Evaluation shows that SP3 significantly improves concurrency performance and achieves almost linear scalability in most evaluated workloads.
引用
收藏
页数：6
相关论文
共 50 条
  • [21] Localized Validation Accelerates Distributed Transactions on Disaggregated Persistent Memory
    Zhang, Ming
    Hua, Yu
    Zuo, Pengfei
    Liu, Lurong
    ACM TRANSACTIONS ON STORAGE, 2023, 19 (03)
  • [22] Improving Software Concurrency with Hardware-assisted Memory Snapshot
    Chung, JaeWoong
    Seo, Jiwon
    Baek, Woongki
    Minh, Chi Cao
    McDonald, Austen
    Kozyrakis, Christos
    Olukotun, Kunle
    SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2008, : 363 - 363
  • [23] Model for concurrency in nested transactions systems
    Beeri, Catriel, 1600, (36):
  • [24] Memory coherence in the age of multicores
    Lis, Mieszko
    Shim, Keun Sup
    Cho, Myong Hyon
    Devadas, Srinivas
    2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 1 - 8
  • [25] Dolos: Improving the Performance of Persistent Applications in ADR-Supported Secure Memory
    Han, Xijing
    Tuck, James
    Awad, Amro
    PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, : 1241 - 1253
  • [26] Key factors for improving performance of concurrency control algorithms
    Chen, JK
    Chin, YH
    Huang, YF
    INFORMATION SCIENCES, 2001, 138 (1-4) : 137 - 154
  • [27] Improving multitask performance and energy consumption with partial-ISA multicores
    Souza, Jeckson Dellagostin
    Exenberger Becker, Pedro Henrique
    Schneider Beck, Antonio Carlos
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 153 : 1 - 14
  • [28] Expeditious High-Concurrency MicroVM SnapStart in Persistent Memory with an Augmented Hypervisor
    Pang, Xingguo
    Zhang, Yanze
    Liu, Liu
    Cheng, Dazhao
    Xu, Chengzhong
    Zhou, Xiaobo
    PROCEEDINGS OF THE 2024 USENIX ANNUAL TECHNICAL CONFERENCE, ATC 2024, 2024, : 985 - 998
  • [29] KRISHNA - An efficient concurrency control algorithm based on dynamic attributes of transactions and its performance
    Kumar, V
    DATA & KNOWLEDGE ENGINEERING, 1997, 21 (03) : 281 - 296
  • [30] The method of concurrency control for R/W transactions
    Li, X
    Tan, QP
    Li, HQ
    PROCEEDINGS OF THE NINTH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOLS 1 AND 2, 2005, : 1042 - 1045
12345