Packet Filtering for FPGA-Based Routing Accelerator

被引：0

作者：

Antos, David ^{[1
,2
]}

Rehak, Vojtech ^{[1
]}

Holub, Petr ^{[2
,3
]}

机构：

[1] Masaryk Univ, Fac Informat, Bot 68A, Brno 60200, Czech Republic

[2] CESNET, zspo, Prague 16000, Czech Republic

[3] Masaryk Univ, Inst Comp Sci, Brno 60200, Czech Republic

来源：

CESNET CONFERENCE 2006: FIRST CESNET CONFERENCE ON ADVANCED COMMUNICATIONS AND GRIDS | 2006年

关键词：

Packet filtering; hardware accelerated routing; filtering rules transformation; filter decision diagrams; binary decision diagrams;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we present a novel approach for Binary Decision Diagram based semantically extended representation of packet filters called Filter Decision Diagrams (FDD), used for efficient filter processing and lookup in a hardware accelerator that uses a lookup engine employing CAM and comparison instructions kept in SRAM. We present the most important operations for FDDs and also give some complexity estimate. We also analyze and compare expressing power of the most commonly available packet filters.

引用

页码：161 / 173

页数：13

共 50 条

[31] An FPGA-Based Accelerator for LambdaRank in Web Search Engines
Yan, Jing
Xu, Ning-Yi
Cai, Xiong-Fei
Gao, Rui
Wang, Yu
Luo, Rong
Hsu, Feng-Hsiung
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2011, 4 (03)
[32] FPGA-based accelerator for object detection: a comprehensive survey
Zeng, Kai
Ma, Qian
Wu, Jia Wen
Chen, Zhe
Shen, Tao
Yan, Chenggang
JOURNAL OF SUPERCOMPUTING, 2022, 78 (12): : 14096 - 14136
[33] An FPGA-based JPEG preprocessing accelerator for image classification
Li, Tian-Yang
Zhang, Fan
Guo, Wei
Shen, Jian-Liang
Sun, Ming-Qian
JOURNAL OF ENGINEERING-JOE, 2022, 2022 (09): : 919 - 927
[34] An FPGA-Based Hardware Accelerator for Traffic Sign Detection
Shi, Weijing
Li, Xin
Yu, Zhiyi
Overett, Gary
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1362 - 1372
[35] Realization of FPGA-based Packet Classification in Embedded System
Wang Yong-gang
Zhang Tao
Zheng Yu-feng
Yang Yang
I2MTC: 2009 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3, 2009, : 911 - 915
[36] FPGA-based testbed for packet switch performance measurement
Abdo, Ahmad
Hall, Trevor
2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 347 - +
[37] An FPGA-Based Malicious DNS Packet Detection Tool
Thomas, Brennon
Mullins, Barry
PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INFORMATION WARFARE AND SECURITY, 2010, : 337 - 342
[38] Exploiting Packet-Level Parallelism of Packet Parsing for FPGA-Based Switches
Li, Junnan
Han, Biao
Sun, Zhigang
Li, Tao
Wang, Xiaoyan
IEICE TRANSACTIONS ON COMMUNICATIONS, 2019, E102B (09) : 1862 - 1874
[39] An FPGA-based Architecture for Linear and Morphological Image Filtering
Manuel Ramirez, Juan
Morales Flores, Emmanuel
Martinez-Carballido, Jorge
Enriquez, Rogerio
Alarcon-Aquino, Vicente
Baez-Lopez, David
20TH INTERNATIONAL CONFERENCE ON ELECTRONICS COMMUNICATIONS AND COMPUTERS (CONIELECOMP 2010), 2010, : 90 - 95
[40] An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D Filtering
Wang, Dong
Xu, Jia
Xu, Ke
IEEE ACCESS, 2020, 8 : 121987 - 121998

← 1 2 3 4 5 →