Packet Filtering for FPGA-Based Routing Accelerator

被引：0
|
作者：
Antos, David [1 ,2 ]
Rehak, Vojtech [1 ]
Holub, Petr [2 ,3 ]
机构：
[1] Masaryk Univ, Fac Informat, Bot 68A, Brno 60200, Czech Republic
[2] CESNET, zspo, Prague 16000, Czech Republic
[3] Masaryk Univ, Inst Comp Sci, Brno 60200, Czech Republic
来源：
CESNET CONFERENCE 2006: FIRST CESNET CONFERENCE ON ADVANCED COMMUNICATIONS AND GRIDS | 2006年
关键词：
Packet filtering; hardware accelerated routing; filtering rules transformation; filter decision diagrams; binary decision diagrams;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present a novel approach for Binary Decision Diagram based semantically extended representation of packet filters called Filter Decision Diagrams (FDD), used for efficient filter processing and lookup in a hardware accelerator that uses a lookup engine employing CAM and comparison instructions kept in SRAM. We present the most important operations for FDDs and also give some complexity estimate. We also analyze and compare expressing power of the most commonly available packet filters.
引用
收藏
页码：161 / 173
页数：13
相关论文
共 50 条
  • [1] L3: An FPGA-based multilayer maze routing accelerator
    Nestor, JA
    MICROPROCESSORS AND MICROSYSTEMS, 2005, 29 (2-3) : 87 - 97
  • [2] An FPGA-based Accelerator for Neighborhood-based Collaborative Filtering Recommendation Algorithms
    Ma, Xiang
    Wang, Chao
    Yu, Qi
    Li, Xi
    Zhou, Xuehai
    2015 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING - CLUSTER 2015, 2015, : 494 - 495
  • [3] L4: An FPGA-based accelerator for detailed maze routing
    Nestor, John A.
    Lavine, JeremY
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 357 - 362
  • [4] FASTCF: FPGA-based Accelerator for STochastic-Gradient-Descent-based Collaborative Filtering
    Zhou, Shijie
    Kannan, Rajgopal
    Min, Yu
    Prasanna, Viktor K.
    PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), 2018, : 259 - 268
  • [5] An FPGA-Based accelerator for multiphysics modeling
    Huang, XM
    Ma, J
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 209 - 212
  • [6] An FPGA-based Priority Packet Queues
    Smekal, David
    Nemeth, Frantisek
    Dvorak, Jan
    IFAC PAPERSONLINE, 2019, 52 (27): : 377 - 381
  • [7] FPGA-Based Vehicle Detection and Tracking Accelerator
    Zhai, Jiaqi
    Li, Bin
    Lv, Shunsen
    Zhou, Qinglei
    SENSORS, 2023, 23 (04)
  • [8] An FPGA-based Hardware Accelerator for Iris Segmentation
    Avey, Joe
    Jones, Phillip
    Zambreno, Joseph
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [9] An FPGA-based Integrated MapReduce Accelerator Platform
    Kachris, Christoforos
    Diamantopoulos, Dionysios
    Sirakoulis, Georgios Ch.
    Soudris, Dimitrios
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 87 (03): : 357 - 369
  • [10] FPGA-Based Programmable Accelerator for Hybrid Processing
    Stefan, Gheorghe M.
    Bira, Calin
    Hobincu, Radu
    Malita, Mihaela
    ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2016, 19 (1-2): : 148 - 165
12345