A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer

被引:83
作者
Magoon, R [1 ]
Molnar, A [1 ]
Zachan, J [1 ]
Hatcher, G [1 ]
Rhee, W [1 ]
机构
[1] Wireless Commun Div Conexant Syst Inc, Newport Beach, CA 92660 USA
关键词
BiCMOS; calibration; direct conversion; frequency dividers; g(m)C filters; GPRS; GSM; land mobile radio cellular systems; microwave circuits; modulation; noise; phase-locked loops; power amplifiers; quad band; receivers; system on chip (SOC); transceivers; transmitters; UHF; voltage-controlled oscillators;
D O I
10.1109/JSSC.2002.804356
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recent trends in the integration of entire systems on-chip have spurred the development of homodyne radios as alternatives to the more mature yet harder to integrate superheterodyne architectures. This paper presents a monolithic device that integrates all of the functions necessary to implement a multiband homodyne global system for mobile telecommunications radio except for the power amplifiers (PA) and radio frequency (RF) passives. The single BiCMOS chip includes a quad-band direct conversion receiver that down converts RF to quadrature analog baseband. The front-end circuitry is followed by a low-de-offset, high-dynamic-range, analog I/Q baseband chain. The transmit section is comprised of a quad-band up-conversion transmit phase-locked loop (PLL) including on chip transmit voltage-controlled oscillators (VCOs). The stringent GSM receive band phase noise specifications are met without the use of surface acoustic wave filters. A single SigmaDelta fractional-N synthesizer locking a fully integrated ultrahigh frequency VCO generates the system local oscillator signal.
引用
收藏
页码:1710 / 1720
页数:11
相关论文
共 20 条
[1]   A 6-GHZ INTEGRATED PHASE-LOCKED LOOP USING ALGAAS/GAAS HETEROJUNCTION BIPOLAR-TRANSISTORS [J].
BUCHWALD, AW ;
MARTIN, KW ;
OKI, AK ;
KOBAYASHI, KW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1752-1762
[2]   Origin, maturation and antigen presenting function of dendritic cells [J].
Cella, M ;
Sallusto, F ;
Lanzavecchia, A .
CURRENT OPINION IN IMMUNOLOGY, 1997, 9 (01) :10-16
[3]   A CMOS channel-select filter for a direct-conversion wireless receiver [J].
Chang, PJ ;
Rofougaran, A ;
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) :722-729
[4]  
DOW S, 2002, ISSCC 2002 INT SOL S
[5]  
Filiol N., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P202, DOI 10.1109/ISSCC.2001.912604
[6]   A PRECISE 4-QUADRANT MULTIPLIER WITH SUBNANOSECOND RESPONSE [J].
GILBERT, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (04) :365-&
[7]  
HEGAZI E, 2001, IEEE INT SOL STAT CI, P364
[8]  
IRVINE G, 1998, IEEE INT SOL STAT CI, P364
[9]  
KRAL A, 1998, P CUST INT CIRC C, P55
[10]  
MAGOON R, 2002, 2002 RFIC S DIG PAP