A Semiconductor Area Based Assessment of AC Motor Drive Converter Topologies

被引：38

作者：

Friedli, T. ^{[1
]}

Kolar, J. W. ^{[1
]}

机构：

[1] Swiss Fed Inst Technol, Power Elect Syst Lab, CH-8092 Zurich, Switzerland

来源：

APEC: 2009 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1- 4 | 2009年

关键词：

D O I：

10.1109/APEC.2009.4802678

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In order to find the optimal converter topology for a given ac motor drive, as defined by its mission profile, suitable assessment criteria have to be applied. A new semiconductor chip area based approach is proposed to compare and assess different motor drive converter topologies. It determines the total semiconductor chip area based on the drive's operating point and the optimal partitioning of the transistor and diode chip areas. This approach not only provides a distinct figure-of-merit for comparison but also enables the semiconductor costs of different converter topologies to be determined. The chip area based comparison has been successfully used to assess three 3-phase ac-dc-ac converter topologies for a 15 kW (20 HP) motor drive. It is shown that the Voltage DC-Link Back-to-Back Converter based drive provides the best overall performance in terms of chip area, cost, efficiency, and available nominal torque.

引用

页码：336 / 342

页数：7

共 12 条

[1]

AMADA K, 2005, P POW EL APPL C SEPT

[2]

Bierhoff MH, 2004, IEEE POWER ELECTRON, P2836

[3]

CASADEI D, 2000, P INT S IND EL ISIE, V2, P1080

[4]

HEFNER AR, 1994, IEEE T IND APPL, V30

[5]

IANABA H, 1992, IEEE T IND APPL, V28

[6]

KOLAR JW, 2007, IEEE T POWER ELECT, V22

[7]

KOLAR JW, 2008, P INT POW EL MOT C E

[8]

Lauritzen PO, 2001, IEEE POWER ELECTRON, P2160, DOI 10.1109/PESC.2001.954440

[9]

LORENZ L, 2007, P POW CONV C PCC 07

[10]

*MAGN EL INC, 2007, NAVTP ANN FOR

← 1 2 →