A Case Study of Problems in JEDEC HBM ESD Test Standard

被引:8
作者
Huo, Mingxu
Guo, Qing [1 ]
Han, Yan [1 ]
Shen, Lei [2 ]
Liu, Qi [2 ]
Song, Bo [1 ]
Ma, Qingrong [2 ]
Zhu, Kehan [1 ]
Shen, Yehui [2 ]
Du, Xiaoyang [1 ]
Dong, Shurong [1 ]
机构
[1] Zhejiang Univ, Inst Microelect & Optoelect, ESD Lab, Hangzhou 310027, Peoples R China
[2] Fudan Univ, Integrated Circuit Engn & Technol Ctr, Shanghai 201203, Peoples R China
关键词
Electrostatic discharge (ESD); Human-Body model (HBM); JEDEC test standard;
D O I
10.1109/TDMR.2009.2027124
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There is a current need for modification of EIA/JEDEC Human-Body model (HBM) electrostatic discharge (ESD) test standard, which does not define start and step test voltages. In the current standard, some measurements start at several kilovolts, which ignore the fact that ESD protection devices may fail under low voltage stresses. In this paper, a grounded-gate structure with an n-well ballast resistor connecting its drain and PAD is investigated for HBM ESD sustaining levels. When tested with a Zapmaster starting from 1 kV, the withstand voltage exceeds 8 kV, whereas the structure failed at 350 V when the test starts from 50 V. The test results from a transmission-line-pulsing system validate the phenomenon. The reason for the failure is also studied and confirmed with optical-beam-induced resistor change system failure analysis results. To address this general issue, a suggestion for improving the present HBM ESD testing standards for industry applications is made.
引用
收藏
页码:361 / 366
页数:6
相关论文
共 16 条
  • [1] *AEC, 2003, AECQ100002REVD
  • [2] Amerasekera A., 2002, ESD SILICON INTEGRAT, V2nd
  • [3] [Anonymous], 2007, STM512007 ANSIESD
  • [4] Barth JE, 2001, IEEE T ELECTRON PA M, V24, P99, DOI 10.1109/6104.930960
  • [5] A robust polysilicon-assisted SCR in ESD protection application
    Cui Qiang
    Han Yan
    Dong Shu-rong
    Liou Juin-jie
    [J]. JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A, 2007, 8 (12): : 1879 - 1883
  • [6] DUVVURY C, 1989, ELECTRICAL OVERSTRESS / ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 1989, P190
  • [7] INTERNAL CHIP ESD PHENOMENA BEYOND THE PROTECTION CIRCUIT
    DUVVURY, C
    ROUNTREE, RN
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2133 - 2139
  • [8] ILLE A, 2007, P EOS ESD S
  • [9] Iyer NM, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, pA12
  • [10] *JESD, 2007, JESD22A114E