Low power components for 1 Gb/s optical communications: A single-chip 10-channel optical receiver and a clock recovery circuit

被引：1

作者：

Hickling, RM

Kot, RA

Yagi, MN

Nagarajan, R

Sha, WJ

Craig, R

机构：

来源：

GAAS IC SYMPOSIUM - 19TH ANNUAL, TECHNICAL DIGEST 1997 | 1997年

关键词：

D O I：

10.1109/GAAS.1997.628269

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A single chip, 10-channel optical transimpedance receiver and a low-power, single channel clock recovery circuit have been designed and characterized. The 10-channel receiver operates from a single 3.3V or 5V power supply, is capable of automatic offset correction, and generates ECL or PECL output levels. The clock recovery circuit operates from a single 5V power supply and is based upon a novel variation on the so-called early-late gate bit synchronizer loop.

引用

页码：201 / 204

页数：4

共 50 条

[1] A 20 Gb/s CMOS Single-Chip 850 nm Optical Receiver
Yang, Seung-Jae
Lee, Jae-Ho
Lee, Myung-Jae
Choi, Woo-Young
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2024, 42 (13) : 4525 - 4530
[2] 1/4 W optical receiver and clock recovery circuit for Gb/s digital fiberoptic links
Daryoush, AS
Zhang, X
Lin, JY
1996 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 1996, : 891 - 894
[3] A Single-Chip 2.5-Gb/s CMOS Burst-Mode Optical Receiver
Chen, Wei-Zen
Gan, Ruei-Ming
Huang, Shih-Hao
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (10) : 2325 - 2331
[4] Clock and data recovery circuit for 10-Gb/s asynchronous optical packets
Kanellos, GT
Stampoulidis, L
Pleros, N
Houbavlis, T
Tsiokos, D
Kehayas, E
Avramopoulos, H
Guekos, G
IEEE PHOTONICS TECHNOLOGY LETTERS, 2003, 15 (11) : 1666 - 1668
[5] A single-chip 2.4-Gb/s CMOS optical receiver IC with low substrate cross-talk preamplifier
Tanabe, A
Soda, M
Nakahara, Y
Tamura, T
Yoshida, K
Furukawa, A
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) : 2148 - 2153
[6] 30 Gb/s all-optical clock recovery circuit
Vlachos, K
Theophilopoulos, G
Hatziefremidis, A
Avramopoulos, H
IEEE PHOTONICS TECHNOLOGY LETTERS, 2000, 12 (06) : 705 - 707
[7] A Single-Chip 2.5-Gb/s Burst-Mode Optical Receiver With Wide Dynamic Range
Lee, Sang-Heung
Kim, Jongdeog
Le, Quan
Lee, Munseob
Kim, Haecheon
Park, Chang-Su
IEEE PHOTONICS TECHNOLOGY LETTERS, 2011, 23 (02) : 85 - 87
[8] A 2.5 Gb/s, low power clock and data recovery circuit
Du, Qingjin
Zhuang, Jingcheng
Kwasniewski, Tad
2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 526 - 529
[9] A 1-5GHz low-power single-chip receiver IC for optical video distribution system
Oka, T
Ikedo, T
Nojima, K
Fujimoto, K
2001 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2001, : 199 - 202
[10] Multi-channel clock and data recovery circuit for chip-to-chip optical interconnects
Ngo, Trong-Hieu
Lee, Tae-Woo
Park, Hyo-Hoon
PHOTONICS PACKAGING, INTEGRATION, AND INTERCONNECTS VIII, 2008, 6899

← 1 2 3 4 5 →