共 19 条
[1]
Ali M, 2005, 17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, P178
[2]
A power and performance model for network-on-chip architectures
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS,
2004,
:1250-1255
[3]
Benini L., 2002, IEEE Computer, Vol, V35, No, P70
[5]
DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
[6]
Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
[7]
Dally WJ., 2004, PRINCIPLES PRACTICES
[8]
Dao BV, 1999, IEEE T PARALL DISTR, V10, P7, DOI 10.1109/71.744829
[9]
Duato J., 2003, Interconnection networks
[10]
Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047