A 92.1% area-efficient charge sharing switching scheme with near zero reset energy for SAR ADCs

被引：4

作者：

Yue, Peiyi ^{[1
]}

Zhang, Yanbo ^{[1
]}

Li, Yongyuan ^{[1
]}

Zhu, Zhangming ^{[1
]}

机构：

[1] Xidian Univ, Sch Microelect, 2 Taibai Rd, Xian 710071, Shaanxi, Peoples R China

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2019年 / 101卷 / 01期

基金：

中国国家自然科学基金;

关键词：

SAR ADC; Energy-efficient; Switching scheme; Charge sharing; Asymmetric capacitance array; HIGH-LINEARITY; REDUCTION;

D O I：

10.1007/s10470-019-01522-x

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presented a highly energy-efficient and area-efficient capacitor switching scheme with near zero reset energy for successive approximation register analog-to-digital converters. A hybrid switching scheme and a single-side dummy capacitor charge sharing method are proposed for the determination of multiple high bits and the low three bits, respectively. Based on the asymmetric capacitance array, the proposed switching scheme achieves 99.24% savings in switching energy and 92.1% reduction in total capacitance in comparison with the conventional switching method.

引用

页码：119 / 131

页数：13

共 16 条

[1] An energy-efficient charge recycling approach for a SAR converter with capacitive DAC [J].

Ginsburg, BP ;

Chandrakasan, AP .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :184-187

[2] Closed-loop charge recycling switching scheme for SAR ADC [J].

Hu, Yunfeng ;

Liu, Angqi ;

Li, Bin ;

Wu, Zhaohui .

ELECTRONICS LETTERS, 2017, 53 (02) :66-67

[3] Two-step Vcm-based MS switching method with dual-capacitive arrays for SAR ADCs [J].

Huang, Jun ;

Wu, Jianhui ;

Wu, Aidong .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 94 (01) :155-160

[4]

Liu CC, 2009, SYMP VLSI CIRCUITS, P236

[5] Two-step reset method for energy-efficient SAR ADC switching schemes [J].

Osipov, D. ;

Paul, St. .

ELECTRONICS LETTERS, 2016, 52 (10) :816-817

[6] Low power SAR ADC switching without the need of precise second reference [J].

Osipov, Dmitry ;

Paul, Steffen .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 97 (03) :417-425

[7] Two advanced energy-back SAR ADC architectures with 99.21 and 99.37 % reduction in switching energy [J].

Osipov, Dmitry ;

Paul, Steffen .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (01) :81-91

[8] Low-Power High-Linearity Switching Procedure for Charge-Redistribution SAR ADC [J].

Tong, Xingyuan ;

Chen, Yawen .

CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (09) :3825-3834

[9] 98.8% switching energy reduction in SAR ADC for bioelectronics application [J].

Tong, Xingyuan ;

Zhang, Yang .

ELECTRONICS LETTERS, 2015, 51 (14) :1052-1053

[10] Low-power bottom-plate sampling capacitor-splitting DAC for SAR ADCs [J].

Yazdani, B. ;

Khorami, A. ;

Sharifkhani, M. .

ELECTRONICS LETTERS, 2016, 52 (11) :913-914

← 1 2 →