Operation of Multi-Level Phase Change Memory Using Various Programming Techniques

被引：9
|
作者：
Lin, Jun-Tin [1 ]
Liao, Yi-Bo [2 ]
Chiang, Meng-Hsueh [1 ]
Hsu, Wei-Chou [2 ]
机构：
[1] Natl Ilan Univ, Dept Elect Engn, Taipei, Taiwan
[2] Natl Cheng Kung Univ, Inst Microelect, Dept Elect Engn, Tainan 701, Taiwan
来源：
2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS | 2009年
关键词：
Phase change memory (PCM); multi-level cell (MLC);
D O I：
10.1109/ICICDT.2009.5166295
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we evaluate the writing operation of multi-level phase change memory by using different programming techniques including proposed monotonically increasing and decreasing pulse, constant pulse, and slow quenching schemes. Our simulation results suggest that the proposed multi-level cell schemes not only have an advantage in density but also consume less power during writing operation.
引用
收藏
页码：199 / +
页数：2
相关论文
共 50 条
  • [1] Phase Change Materials for Multi-level Storage Phase Change Memory
    Ren, Kun
    Rao, Feng
    Song, Zhitang
    Zhu, Min
    Gong, Yuefeng
    Wu, Liangcai
    Liu, Bo
    Feng, Songlin
    2012 INTERNATIONAL WORKSHOP ON INFORMATION STORAGE AND NINTH INTERNATIONAL SYMPOSIUM ON OPTICAL STORAGE, 2013, 8782
  • [2] Multi-Level Phase Change Memory Using Slow-Quench Operation: GST vs. GSST
    Chao, Der-Sheng
    Chen, Frederick T.
    Hsu, Yen-Ya
    Liu, Wen-Hsing
    Lee, Chain-Ming
    Chen, Chih-Wei
    Chen, Wei-Su
    Kao, Ming-Jer
    Tsai, Ming-Jinn
    PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 39 - 40
  • [3] Endurance Enhancement of Multi-Level Cell Phase Change Memory
    Lee, Cheongwon
    Song, Youngsoo
    Shin, Youngsoo
    2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,
  • [4] High-reliable multi-level Phase Change Memory with Bipolar Selectors
    Xu, Le
    Xie, Yufeng
    Lin, Yinyin
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1011 - 1014
  • [5] Using Time-Aware Memory Sensing to Address Resistance Drift Issue in Multi-Level Phase Change Memory
    Xu, Wei
    Zhang, Tong
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 356 - 361
  • [6] An algorithm for multi-level programming problem using goal programming
    S. R. Arora
    Ritu Gupta
    OPSEARCH, 2008, 45 (1) : 1 - 11
  • [7] Speeding Up the Write Operation for Multi-Level Cell Phase Change Memory with Programmable Ramp-Down Current Pulses
    Xie, Chenchen
    Li, Xi
    Chen, Houpeng
    Li, Yang
    Liu, Yuanguang
    Wang, Qian
    Ren, Kun
    Song, Zhitang
    MICROMACHINES, 2019, 10 (07)
  • [8] Assessment of Novel Phase Change Memory Programming Techniques
    Liao, Yi-Bo
    Lin, Jun-Tin
    Chiang, Meng-Hsueh
    Hsu, Wei-Chou
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 120 - +
  • [9] Design Optimization in Write Speed of Multi-Level Cell Application for Phase Change Memory
    Lin, Jun-Tin
    Liao, Yi-Bo
    Chiang, Meng-Hsueh
    Chiu, I-Hsuan
    Lin, Chia-Long
    Hsu, Wei-Chou
    Chiang, Pei-Chia
    Sheu, Shyh-Shyuan
    Hsu, Yen-Ya
    Liu, Wen-Hsing
    Su, Keng-Li
    Kao, Ming-Jer
    Tsai, Ming-Jinn
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 525 - 528
  • [10] Morphable Memory System: A Robust Architecture for Exploiting Multi-Level Phase Change Memories
    Qureshi, Moinuddin K.
    Franceschini, Michele M.
    Lastras-Montano, Luis A.
    Karidis, John P.
    ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2010, : 153 - 162
12345