AdaTrust: Combinational Hardware Trojan Detection Through Adaptive Test Pattern Construction

被引:13
作者
Nigh, Chris [1 ]
Orailoglu, Alex [1 ]
机构
[1] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92023 USA
关键词
Trojan horses; Integrated circuits; Measurement; Logic gates; Hardware; Manufacturing; Integrated circuit reliability; Adaptive test; hardware Trojan detection; side-channel analysis; superposition;
D O I
10.1109/TVLSI.2021.3053553
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As society becomes increasingly reliant on products and systems that make use of integrated circuits, the defense against potential hardware Trojan attacks by an untrusted foundry becomes an important part of any certification flow for critical components. The slew of recent proposals notwithstanding, a satisfactory solution is still wanting as the solutions offered heretofore either require impractical design/test pattern cost or deliver insufficient detection capabilities, primarily challenged by the noise induced by process variation. The methodology put forth by this proposal aims to remedy this, leveraging an adaptive approach that applies superposition to perform a fine-grained circuit analysis and expose any extant Trojan circuitry. Iterative test pattern modifications, circuit response analysis, and adaptive decision-making are deployed, all embedded within the design-for-test and test pattern cost paradigms of a common industrial circuit. We demonstrate the efficacy of this technique on standard Trust-Hub benchmark circuits with combinational Trojans inserted in sequential designs, showing significant improvement over prior techniques. We also explore the potential cost-benefit tradeoffs that exist within such a methodology, with the intent to provide an efficient solution for an array of potential product markets. This methodology provides a reliable and effective means for Trojan detection, addressing an important piece of the overall circuit certification puzzle.
引用
收藏
页码:544 / 557
页数:14
相关论文
共 33 条
[1]   Trojan detection using IC fingerprinting [J].
Agrawal, Dakshi ;
Baktir, Selcuk ;
Karakoyunlu, Deniz ;
Rohatgi, Pankaj ;
Sunar, Berk .
2007 IEEE SYMPOSIUM ON SECURITY AND PRIVACY, PROCEEDINGS, 2007, :296-+
[2]  
[Anonymous], 2008, SAED EDK90 CORE 90 N
[3]   Fault dictionary size reduction through test response superposition [J].
Arslan, B ;
Orailoglu, A .
ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, :480-485
[4]   A region based approach for the identification of hardware Trojans [J].
Banga, Mainak ;
Hsiao, Michael S. .
2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, 2008, :40-47
[5]   Improved fault diagnosis in scan-based BIST via superposition [J].
Bayraktaroglu, I ;
Orailoglu, A .
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, :55-58
[6]  
Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
[7]  
Du DD, 2010, LECT NOTES COMPUT SC, V6225, P173, DOI 10.1007/978-3-642-15031-9_12
[8]  
Forte D, 2013, ICCAD-IEEE ACM INT, P532, DOI 10.1109/ICCAD.2013.6691167
[9]  
Hossain FS, 2018, INT TEST CONF P
[10]   Scalable Test Generation for Trojan Detection Using Side Channel Analysis [J].
Huang, Yuanwen ;
Bhunia, Swarup ;
Mishra, Prabhat .
IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2018, 13 (11) :2746-2760