Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system

被引:18
作者
Gil, D [1 ]
Gracia, J [1 ]
Baraza, JC [1 ]
Gil, PJ [1 ]
机构
[1] Univ Politecn Valencia, Dept Informat Sistemas & Comp, Grp Sistemas Tolerantes Fallos, Escuela Informat, Valencia 46022, Spain
关键词
dependability; experimental validation; fault injection techniques; VHDL simulation; fault-tolerance mechanisms;
D O I
10.1016/S0026-2692(02)00128-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work different VHDL-based fault injection techniques (simulator commands, saboteurs and mutants) have been compared and applied in the validation of a fault-tolerant system. Some extensions and implementation designs of these techniques have been introduced. As a complement of these injection techniques, a wide set of fault models (including several non-usual models) have been implemented. We have injected both transient and permanent faults on the system model, using two different workloads, with the help of a fault injection tool that we have developed. We have studied the pathology of the propagated errors, measured their latencies, and calculated both detection and recovery coverages. Results show that coverages for transient faults can be obtained quite accurately with any of the three techniques. This enables the use of different abstraction level models for the same system. We have also verified significant differences in implementation and simulation cost between the studied injection techniques. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:41 / 51
页数:11
相关论文
共 29 条
[1]  
AMENDOLA AM, 1996, P EUR
[2]  
[Anonymous], 1997, Failure mechanisms in semiconductor devices
[3]   FAULT INJECTION AND DEPENDABILITY EVALUATION OF FAULT-TOLERANT SYSTEMS [J].
ARLAT, J ;
COSTES, A ;
CROUZET, Y ;
LAPRIE, JC ;
POWELL, D .
IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (08) :913-923
[4]  
Arlat J., 1990, THESIS
[5]  
ARMSTRONG JR, 1992, PERFORMANCE FAULT MO, P240
[6]  
ARMSTRONG JR, 1989, CHIP LEVEL MODELLING
[7]   A prototype of a VHDL-based fault injection tool: description and application [J].
Baraza, JC ;
Gracia, J ;
Gil, D ;
Gil, PJ .
JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 47 (10) :847-867
[8]   A prototype of a VHDL-based fault injection tool [J].
Baraza, JC ;
Gracia, J ;
Gil, D ;
Gil, PJ .
IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, :396-404
[9]  
BOUE J, 1997, 20072 ESPRIT
[10]  
CLARK J, 1995, IEEE COMPUTER JUN