EEWA: Energy-EfficientWorkload-Aware Task Scheduling in Multi-core Architectures

被引：12

作者：

Chen, Quan ^{[1
]}

Zheng, Long ^{[1
,2
]}

Guo, Minyi ^{[1
]}

Huang, Zhiyi ^{[3
]}

机构：

[1] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China

[2] Univ Aizu, Aizu Wakamatsu, Fukushima, Japan

[3] Univ Otago, Dept Comp Sci, Dunedin, New Zealand

来源：

PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW) | 2014年

关键词：

Online Profiling; DVFS; Task Scheduling; POWER MANAGEMENT; PERFORMANCE; CILK;

D O I：

10.1109/IPDPSW.2014.75

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Modern multi-core architectures offer Dynamic Voltage and Frequency Scaling (DVFS) that can dynamically adjust the operating frequency of each core for energy saving. However, current parallel programming environments and schedulers for task-based programs do not utilize DVFS and thus suffer from energy inefficiency in multi-core processors. To reduce energy consumption while keeping high performance, this paper proposes an Energy-Efficient Workload-Aware (EEWA) task scheduler that is comprised of a workload-aware frequency adjuster and a preference-based task-stealing scheduler. Using DVFS, the workload-aware frequency adjuster can properly tune the frequencies of the cores according to the workload information of the tasks collected with online profiling. The preference-based task-stealing scheduler can then effectively balance the workloads among cores by stealing tasks according to a preference list. Experimental results show that EEWA can reduce energy consumption of task-based programs up to 29.8% with a slight performance degradation compared with existing task schedulers.

引用

页码：643 / 652

页数：10

共 30 条

[21] Energy Efficient Speculative Threads: Dynamic Thread Allocation in Same-ISA Heterogeneous Multicore Systems [J].

Luo, Yangchun ;

Packirisamy, Venkatesan ;

Hsu, Wei-Chung ;

Zhai, Antonia .

PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, :453-464

[22]

Ma K, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P449

[23]

Macken P., 1990, 1990 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. (Cat. No.90CH2824-1), P238, DOI 10.1109/ISSCC.1990.110213

[24] Pipeline gating: Speculation control for energy reduction [J].

Manne, S ;

Klauser, A ;

Grunwald, D .

25TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, :132-141

[25] Multi-Optimization Power Management for Chip Multiprocessors [J].

Meng, Ke ;

Joseph, Russ ;

Dick, Robert P. ;

Shang, Li .

PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, :177-186

[26]

Qiong Cai, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P379, DOI 10.1109/ISLPED.2011.5993670

[27]

Reinders J., 2007, Intel threading building blocks: outfitting C++ for multi-core processor parallelism

[28]

Sartori J, 2009, DES AUT TEST EUROPE, P1556

[29]

Shuaiwen Song, 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P128, DOI 10.1109/IPDPS.2011.22

[30] Low-Cost and Energy-Efficient Distributed Synchronization for Embedded Multiprocessors [J].

Yu, Chenjie ;

Petrov, Peter .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) :1257-1261

← 1 2 3 →