A Mirrored Current-conveyor Transimpedance Amplifier in 65-nm CMOS

被引：1
作者：
Yoon, Daseul [1 ]
Joo, Ji-Eun [1 ,2 ]
Park, Sung Min [1 ,2 ]
机构：
[1] Ewha Womans Univ, Dept Elect & Elect Engn, Seoul, South Korea
[2] Ewha Womans Univ, Smart Factory Multidisciplinary Program, Seoul, South Korea
来源：
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2020年 / 20卷 / 06期
基金：
新加坡国家研究基金会;
关键词：
CMOS; current-conveyor; feedforward control-voltage generator; mirrored cascode; TIA;
D O I：
10.5573/JSTS.2020.20.6.526
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a current-mode transimpedance amplifier (TIA) implemented in a 65nm CMOS technology, in which the mirrored current-conveyor (MCC) input configuration is proposed to lower the input impedance for wide bandwidth, thereby enabling narrow pulse recovery. Also, a feedforward control-voltage generator is suggested to realize automatic gain-control within a single pulse. Post-layout simulations of the proposed MCC-TIA demonstrate the variable transimpedance gain of 58 similar to 77 dB Omega, a wide dynamic-range of 41.9 dB that accommodates the input currents from 18 mu A(pp) to 2.24 mA(pp), the minimum noise current spectral density of 16.8 pA/sqrt(Hz), the power dissipation of 40 mW, and the core area of 1.0 mm(2).
引用
收藏
页码：526 / 532
页数：7
相关论文
共 50 条
  • [11] A 57-66 GHz Medium Power Amplifier in 65-nm CMOS Technology
    Hsieh, Chia-Yu
    Kuo, Jhe-Jia
    Tsai, Zuo-Min
    Lin, Kun-You
    2010 ASIA-PACIFIC MICROWAVE CONFERENCE, 2010, : 1617 - 1620
  • [12] Design of a 2.5 GHz LTE 65-nm CMOS Reconfigurable Power Amplifier for UAV
    Luong, Giap
    Pham, Jean-Marie
    Medrel, Pierre
    Kerherve, Eric
    2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 253 - 256
  • [13] Low-power and Small-area Transimpedance Amplifier with Active Inductor in 65 nm CMOS
    Masuda, Takao
    Takahashi, Yasuhiro
    2024 IEEE THE 20TH ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS 2024, 2024, : 585 - 589
  • [14] A 6.5kV ESD-Protected Low Noise Amplifier in 65-nm CMOS
    Tsai, Ming-Hsien
    Hsueh, Fu-Lung
    Jou, Chewn-Pu
    Song, Ming-Hsiang
    Tseng, Jen-Chou
    Hsu, Shawn S. H.
    Chen, Sean
    2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, : 485 - 488
  • [15] Design of a Low-Voltage EEG Detector Based on a Chopping Amplifier in CMOS 65-nm
    Seutin, Nathan
    Garcia-Vazquez, Hugo
    Quenon, Alexandre
    Dualibe, Fortunato Carlos
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 261 - 264
  • [16] Design of a Voltage-Controlled Programmable-Gain Amplifier in 65-nm CMOS Technology
    Liu, Hang
    Zhu, Xi
    Lu, Muting
    Yeo, Kiat Seng
    2019 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2019, : 87 - 90
  • [17] A 40-GHz Power Amplifier With Output Power of 15.2 dBm in 65-nm CMOS
    Jia, Junhao
    Wang, Xu
    Wen, Jincai
    2021 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2021), 2021,
  • [18] A K a-Band Dual-Mode Power Amplifier in 65-nm CMOS Technology
    Chang, Shuo-Hsuan
    Chen, Chun-Nien
    Wang, Huei
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (08) : 708 - 710
  • [19] A Low Noise Amplifier Co-designed with ESD Protection Circuit in 65-nm CMOS
    Tsai, Ming-Hsien
    Hsu, Shawn S. H.
    Tan, Kevin K. W.
    2009 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-3, 2009, : 573 - +
  • [20] A Multi-ESD-Path Low-Noise Amplifier With a 4.3-A TLP Current Level in 65-nm CMOS
    Tsai, Ming-Hsien
    Hsu, Shawn S. H.
    Hsueh, Fu-Lung
    Jou, Chewn-Pu
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (12) : 4004 - 4011
12345