Sub-1 V capacitor-free low-dropout regulator

被引：18

作者：

Huang, W. -J. ^{[1
]}

Liu, S. -I.

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

来源：

ELECTRONICS LETTERS | 2006年 / 42卷 / 24期

关键词：

D O I：

10.1049/el:20062871

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A CMOS capacitor-free low-dropout regulator (LDR) operated at 0.65-0.95 V supply is presented. This LDR has been fabricated in 0.18 mu m CMOS technology. The maximum output current of the LDR is 50 mA at an output of 0.5 V The active chip area is 290 x 420 mu m. The LDR can also be stable even without the output capacitor.

引用

页码：1395 / 1397

页数：3

共 4 条

[1] 0.5-V analog circuit techniques and their application in OTA and filter design [J].

Chatterjee, S ;

Tsividis, Y ;

Kinget, P .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2373-2387

[2] CMOS low dropout linear regulator with single Miller capacitor [J].

Huang, WJ ;

Lu, SH ;

Liu, SI .

ELECTRONICS LETTERS, 2006, 42 (04) :216-217

[3] A 0.5-V 1-μW successive approximation ADC [J].

Sauerbrey, J ;

Schmitt-Landsiedel, D ;

Thewes, R .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) :1261-1265

[4] A 0.5-V 25-MHz 1-mW 256-Kb MTCMOS/SOI SRAM for solar-power-operated portable personal digital equipment - Sure write operation by using step-down negatively overdriven bitline scheme [J].

Shibata, N ;

Kiya, H ;

Kurita, S ;

Okamoto, H ;

Tan'no, M ;

Douseki, T .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) :728-742

← 1 →