Dual Data Cache Systems: Architecture and Analysis

被引：2
|
作者：
Sustran, Zivojin [1 ]
Rakocevic, Goran [2 ]
Milutinovic, Veljko [1 ]
机构：
[1] Univ Belgrade, Sch Elect Engn, Belgrade, Serbia
[2] Serbian Acad Arts & Sci, Math Inst, Belgrade, Serbia
来源：
ADVANCES IN COMPUTERS, VOL 96: DATAFLOW PROCESSING | 2015年 / 96卷
关键词：
D O I：
10.1016/bs.adcom.2014.11.001
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The last decade has demonstrated a substantial research effort concerning dual data cache (DDC) systems. DDC systems work in that way that they divide data according to their access patterns and then they use different caching algorithms on the divided data. One possible classification taxonomy is proposed in the first part of this chapter together with major examples thereof. After that, an analysis of the existing solutions is presented, emphasizing three most important issues: speed, complexity, and power consumption.
引用
收藏
页码：187 / 233
页数：47
相关论文
共 50 条
  • [1] A Survey of Dual Data Cache Systems
    Sustran, Zivojin
    Stojanovic, Sasa
    Rakocevic, Goran
    Milutinovic, V. M.
    Valero, Mateo
    2012 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2012, : 450 - 456
  • [2] A reconfigurable cache architecture embedded systems
    Modarressi, Mehdi
    Hessabi, Shaahin
    Goudarzi, Maziar
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 2247 - +
  • [3] Dual cache architecture for low cost and high performance
    Lee, JH
    Park, GH
    Kim, SD
    ETRI JOURNAL, 2003, 25 (05) : 275 - 287
  • [4] Distributed data cache systems
    Huang, Shi-Neng
    Xi, Jian-Qing
    Ruan Jian Xue Bao/Journal of Software, 2001, 12 (07): : 1094 - 1100
  • [5] The Design and Analysis of a Cache Architecture for Texture Mapping Architecture
    Computer Architecture News, 1997, 25 (02)
  • [6] Hybrid Cache Architecture Using Big Data Analysis for Content Delivery Network
    Ku, Tai-Yeon
    Chung, Young-Sik
    Shinn, John D.
    Choi, Hoon
    2014 IEEE FOURTH INTERNATIONAL CONFERENCE ON BIG DATA AND CLOUD COMPUTING (BDCLOUD), 2014, : 273 - 274
  • [7] A highly configurable cache architecture for embedded systems
    Zhang, CJ
    Vahid, F
    Najjar, W
    30TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 136 - 146
  • [8] The split data cache in multiprocessor systems: An initial hit ratio analysis
    Sahuquillo, J
    Pont, A
    PROCEEDINGS OF THE SEVENTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, PDP'99, 1999, : 27 - 34
  • [9] A self-tuning cache architecture for embedded systems
    Zhang, CJ
    Vahid, F
    Lysecky, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 142 - 147
  • [10] The design and analysis of a cache architecture for texture mapping
    Hakura, ZS
    Gupta, A
    24TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 1997, : 108 - 120
12345