An Efficient FPGA Implementation for 2-D MUSIC Algorithm

被引:11
|
作者
Huang, Kai [1 ]
Sha, Jin [1 ]
Shi, Wei [1 ]
Wang, Zhongfeng [2 ]
机构
[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210046, Jiangsu, Peoples R China
[2] Broadcom Corp, 5300 Calif Ave, Irvine, CA 92617 USA
关键词
MUSIC algorithm; DOA; FPGA; CORDIC; Multi-scale peak searching;
D O I
10.1007/s00034-015-0144-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multiple signal classification (MUSIC) algorithm is widely used in measuring the direction of arrival. In VLSI implementation of a two-dimensional MUSIC algorithm, the two primary modules, eigenvalue decomposition and spatial spectrum search, generally consume a significant hardware and cause long processing delay. Two novel design techniques: serial rotation angle broadcasting and multi-scale peak searching are introduced in this paper to mitigate these problems. An FPGA implementation is presented to demonstrate the efficiency of the proposed techniques. It only takes 1 ms for one set of 2-D direction estimation, and the deviations in elevation angle and azimuthal angle are both less than . The whole design is implemented in Xilinx's Virtex-6 LX130T, which consumes about 60 % of the total resources of a single device.
引用
收藏
页码:1795 / 1805
页数:11
相关论文
共 50 条
  • [41] Efficient FPGA implementation of corrected reversible contrast mapping algorithm for video watermarking
    Das, Subhajit
    Sunaniya, Arun Kumar
    Maity, Reshmi
    Maity, Niladri Pratap
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 76
  • [42] Improved number plate character segmentation algorithm and its efficient FPGA implementation
    Xiaojun Zhai
    Faycal Bensaali
    Journal of Real-Time Image Processing, 2015, 10 : 91 - 103
  • [43] The Design of NCO based on CORDIC Algorithm and Implementation in FPGA
    Lei Zhihua
    Wang Weilian
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 2902 - 2905
  • [44] An Efficient Implementation of LZW Decompression in the FPGA
    Zhou, Xin
    Ito, Yasuaki
    Nakano, Koji
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 599 - 607
  • [45] An Efficient Implementation of LZW Compression in the FPGA
    Zhou, Xin
    Ito, Yasuaki
    Nakano, Koji
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2016, 2016, 10048 : 512 - 520
  • [46] FPGA Implementation of JADE ICA Algorithm
    Hong, Timothy S.
    Kim, Joonwan
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 31 - 32
  • [47] FPGA Implementation Of An Adaptive Genetic Algorithm
    Fang Mengxu
    Bin, Tang
    2015 12TH INTERNATIONAL CONFERENCE ON SERVICE SYSTEMS AND SERVICE MANAGEMENT (ICSSSM), 2015,
  • [48] Implementation of the LZMA Compression Algorithm on FPGA
    Zhao, Xia
    Li, Bing
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [49] Improved DDA Algorithm and FPGA Implementation
    Wang, Yi-Xuan
    Wen, Quan-Gang
    Yin, He
    Hao, Zhi-Gang
    Dong, Xin-Zheng
    2016 INTERNATIONAL CONFERENCE ON MECHANICS DESIGN, MANUFACTURING AND AUTOMATION (MDM 2016), 2016, : 139 - 145
  • [50] A Novel Divisionless MT-Type Velocity Estimation Algorithm for Efficient FPGA Implementation
    Hace, Ales
    Curkovic, Milan
    IEEE ACCESS, 2018, 6 : 48074 - 48087