An Efficient FPGA Implementation for 2-D MUSIC Algorithm

被引:11
|
作者
Huang, Kai [1 ]
Sha, Jin [1 ]
Shi, Wei [1 ]
Wang, Zhongfeng [2 ]
机构
[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210046, Jiangsu, Peoples R China
[2] Broadcom Corp, 5300 Calif Ave, Irvine, CA 92617 USA
关键词
MUSIC algorithm; DOA; FPGA; CORDIC; Multi-scale peak searching;
D O I
10.1007/s00034-015-0144-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multiple signal classification (MUSIC) algorithm is widely used in measuring the direction of arrival. In VLSI implementation of a two-dimensional MUSIC algorithm, the two primary modules, eigenvalue decomposition and spatial spectrum search, generally consume a significant hardware and cause long processing delay. Two novel design techniques: serial rotation angle broadcasting and multi-scale peak searching are introduced in this paper to mitigate these problems. An FPGA implementation is presented to demonstrate the efficiency of the proposed techniques. It only takes 1 ms for one set of 2-D direction estimation, and the deviations in elevation angle and azimuthal angle are both less than . The whole design is implemented in Xilinx's Virtex-6 LX130T, which consumes about 60 % of the total resources of a single device.
引用
收藏
页码:1795 / 1805
页数:11
相关论文
共 50 条
  • [31] Efficient FPGA implementation of convolution
    Mohammad, Khader
    Agaian, Sos
    2009 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS (SMC 2009), VOLS 1-9, 2009, : 3478 - 3483
  • [32] An Efficient FPGA Implementation of MUSIC Processor Using Cyclic Jacobi Method: LiDAR Applications
    Ghayoula, Ridha
    Amara, Wided
    El Gmati, Issam
    Smida, Amor
    Fattahi, Jaouhar
    APPLIED SCIENCES-BASEL, 2022, 12 (19):
  • [33] Efficient hardware architecture for direct 2D DCT computation and its FPGA Implementation
    Hatim, Anas
    Belkouch, Said
    Sadiki, Tayeb
    Hassani, Moha M'Rabet
    2013 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2013,
  • [34] FPGA implementation of EASI algorithm
    Kim, Song-Ju
    Umeno, Ken
    Takahashi, Ryo
    IEICE ELECTRONICS EXPRESS, 2007, 4 (22): : 707 - 711
  • [35] Implementation of PRINCE Algorithm in FPGA
    Abbas, Yasir Amer
    Jidin, Razali
    Jamil, Norziana
    Z'aba, Muhammad Reza
    Rusli, Mohd Ezanee
    Tariq, Baraa
    PROCEEDINGS OF THE 2014 6TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND MULTIMEDIA (ICIM), 2014, : 1 - 4
  • [36] An Efficient Mapping Algorithm on 2-D Mesh Network-on-Chip with Reconfigurable Switches
    Bayar, Salih
    Yurdakul, Arda
    2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
  • [37] FPGA implementation of FDTD algorithm
    Suzuki, Hidetbshi
    Takagi, Yuta
    Yamaguchi, Ryo
    Uebayashi, Shinji
    2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 3470 - 3473
  • [38] Five-point algorithm: an efficient cloud-based FPGA implementation
    Rabozzi, Marco
    Del Sozzo, Emanuele
    Di Tucci, Lorenzo
    Santambrogio, Marco D.
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 9 - 16
  • [39] Efficient Pattern Recognition Algorithm Including a Fast Retina Keypoint FPGA Implementation
    Kalms, Lester
    Hajduk, Maximilian
    Goehringer, Diana
    2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 121 - 128
  • [40] Improved number plate character segmentation algorithm and its efficient FPGA implementation
    Zhai, Xiaojun
    Bensaali, Faycal
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2015, 10 (01) : 91 - 103