An Efficient FPGA Implementation for 2-D MUSIC Algorithm

被引:11
|
作者
Huang, Kai [1 ]
Sha, Jin [1 ]
Shi, Wei [1 ]
Wang, Zhongfeng [2 ]
机构
[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210046, Jiangsu, Peoples R China
[2] Broadcom Corp, 5300 Calif Ave, Irvine, CA 92617 USA
关键词
MUSIC algorithm; DOA; FPGA; CORDIC; Multi-scale peak searching;
D O I
10.1007/s00034-015-0144-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multiple signal classification (MUSIC) algorithm is widely used in measuring the direction of arrival. In VLSI implementation of a two-dimensional MUSIC algorithm, the two primary modules, eigenvalue decomposition and spatial spectrum search, generally consume a significant hardware and cause long processing delay. Two novel design techniques: serial rotation angle broadcasting and multi-scale peak searching are introduced in this paper to mitigate these problems. An FPGA implementation is presented to demonstrate the efficiency of the proposed techniques. It only takes 1 ms for one set of 2-D direction estimation, and the deviations in elevation angle and azimuthal angle are both less than . The whole design is implemented in Xilinx's Virtex-6 LX130T, which consumes about 60 % of the total resources of a single device.
引用
收藏
页码:1795 / 1805
页数:11
相关论文
共 50 条
  • [21] FPGA implementation of an efficient 3D-WT temporal decomposition algorithm for video compression
    Ismail, Samar Moustafa
    Salama, Ali Ezzat
    Abu-ElYazeed, Mohamed Fathy
    2007 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1-3, 2007, : 689 - +
  • [22] FPGA Implementation of 2-D Wave Digital Filters for Real Time Motion Feature Extraction
    Kolonko, Lech
    Velten, Joerg
    Wagner, Daniel
    Kummert, Anton
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2545 - 2548
  • [23] Efficient FPGA implementation of modular multiplication based on Montgomery algorithm
    Yang, Yatao
    Wu, Chao
    Li, Zichen
    Yang, Junming
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 47 : 209 - 215
  • [24] Efficient Implementation of KECCAK (SHA-3) Algorithm on FPGA
    Aziz, Arshad
    Kundi, Dur-e-Shahwar
    Rao, Muzaffar
    WORLD CONGRESS ON ENGINEERING - WCE 2013, VOL II, 2013, : 1238 - 1241
  • [25] Parallel FPGA implementation of DCD algorithm
    Liu, Jie
    Quan, Zhi
    Zakharov, Yuriy
    PROCEEDINGS OF THE 2007 15TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, 2007, : 331 - +
  • [26] REAL-TIME EFFICIENT FPGA IMPLEMENTATION OF AES ALGORITHM
    El Maraghy, Mazen
    Hesham, Salma
    Abd El Ghany, Mohamed A.
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 203 - 208
  • [27] 2-D discrete wavelet transform implementation in FPGA device for real-time image processing
    Wasilewski, P
    WAVELET APPLICATIONS IN SIGNAL AND IMAGE PROCESSING V, 1997, 3169 : 550 - 556
  • [28] An Efficient FPGA-based Implementation of Fractional Fourier Transform Algorithm
    Ran Tao
    Guangping Liang
    Xing-Hao Zhao
    Journal of Signal Processing Systems, 2010, 60 : 47 - 58
  • [29] Efficient implementation of Sobel edge detection algorithm on CPU, GPU and FPGA
    Chouchene, M. (ch.marwa.84@gmail.com), 1600, Inderscience Enterprises Ltd. (05): : 105 - 117
  • [30] An Efficient FPGA-based Implementation of Fractional Fourier Transform Algorithm
    Tao, Ran
    Liang, Guangping
    Zhao, Xing-Hao
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (01): : 47 - 58