Physics-based analytical modeling of potential and electrical field distribution in dual material gate (DMG)-MOSFET for improved hot electron effect and carrier transport efficiency

被引:91
作者
Saxena, M [1 ]
Haldar, S
Gupta, M
Gupta, RS
机构
[1] Univ Delhi, Deen Dayal Upadhayaya Coll, Dept Phys & Elect, New Delhi 110015, India
[2] Univ Delhi, Motilal Nehru Coll, Dept Phys, New Delhi 110021, India
[3] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, New Delhi 110021, India
关键词
carrier transport efficiency; dual material gate offset voltage; work function;
D O I
10.1109/TED.2002.804701
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a new two-dimensional (2-D) analytical model of a dual material gate MOSFET (DMG-MOSFET) for reduced drain-induced barrier lowering (DIBL) effect, merging two metal gates of different materials, laterally into one. The arrangement is such that the work function of the gate metal near the source is higher than the one near the drain. The model so developed predicts a step-function in the potential along the channel, which ensures screening of drain potential variation by the gate near the drain. The small difference of voltage due to different gate material keeps uniform electric field along the channel, which in turn improves the carrier transport efficiency. The ratio of two metal gate lengths can be optimized along with the metal work functions and oxide thickness for reducing the hot electron effect. The model is verified by comparison to the simulated results using a 2-D device simulator ATLAS over a wide range of device parameters and bias conditions.
引用
收藏
页码:1928 / 1938
页数:11
相关论文
共 23 条
[1]  
Armstrong H. L., 1957, IRE T ELECTRON DEV, VED-4, P15
[2]   NONPLANAR VLSI DEVICE ANALYSIS USING THE SOLUTION OF POISSON EQUATION [J].
GREENFIELD, JA ;
DUTTON, RW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1520-1532
[3]  
Horiuchi S., 1962, JPN J APPL PHYS, V1, P314, DOI DOI 10.1143/JJAP.1.314
[4]   STRUCTURE-ENHANCED MOSFET DEGRADATION DUE TO HOT-ELECTRON INJECTION [J].
HSU, FC ;
GRINOLDS, HR .
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (03) :71-74
[5]   A TWO-DIMENSIONAL ANALYTICAL THRESHOLD VOLTAGE MODEL FOR MOSFETS WITH ARBITRARILY DOPED SUBSTRATES [J].
KENDALL, JD ;
BOOTHROYD, AR .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (07) :401-403
[6]   A new analytical model to determine the drain-source series resistance of FOLD MOSFET [J].
Kumar, A ;
Kalra, E ;
Haldar, S ;
Gupta, RS .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1999, 14 (06) :489-495
[7]   ANALYSIS OF THRESHOLD VOLTAGE FOR SHORT-CHANNEL IGFETS [J].
LEE, HS .
SOLID-STATE ELECTRONICS, 1973, 16 (12) :1407-1417
[8]   Dual-material gate (DMG) field effect transistor [J].
Long, W ;
Ou, HJ ;
Kuo, JM ;
Chin, KK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (05) :865-870
[9]  
MATASUMOTO Y, 1983, IEDM, P392
[10]   COMPARISON OF DRAIN STRUCTURES IN N-CHANNEL MOSFETS [J].
MIKOSHIBA, H ;
HORIUCHI, T ;
HAMANO, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (01) :140-144