An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop

被引:3
|
作者
Namgoong, Won [1 ]
机构
[1] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA
基金
美国国家科学基金会;
关键词
Digital phase-locked loop; digitally controlled oscillator; Kalman filter; supply noise;
D O I
10.1109/TVLSI.2015.2426878
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With increased levels of integration in modern system-on-chips, the coupling of supply noise in a phase-locked loop (PLL) has become the dominant source of performance degradation in many systems. In this paper, an all-digital approach to canceling the effects of supply noise is presented. By sensing the supply noise using an analog-to-digital converter (ADC), an observer-controller loop filter jointly processes the ADC and phase detector outputs to determine the oscillator control signals that minimize the output jitter. The proposed digital PLL is shown to be significantly more robust to supply noise compared with a conventional PLL.
引用
收藏
页码:1025 / 1035
页数:11
相关论文
共 50 条
  • [21] Chaos and bifurcation in a third-order digital phase-locked loop
    Banerjee, Tanmoy
    Sarkar, Bishnu Charan
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2008, 62 (02) : 86 - 91
  • [22] Design and Research of Improved Digital Phase-Locked Loop Based on FPGA
    Ye, Junming
    Zhou, Guangxiang
    Liu, Haiyan
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 547 - 552
  • [23] All digital dividing ratio changeable type phase-locked loop with a wide lock-in range
    Yahara, M
    Sasaki, H
    Fujimoto, K
    Sasaki, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2005, 88 (02): : 41 - 49
  • [24] A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse-Fine Time-to-Digital Converter With Subpicosecond Resolution
    Lee, Minjae
    Heidari, Mohammad E.
    Abidi, Asad A.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (10) : 2808 - 2816
  • [25] Optimal design for digital phase-locked demodulator
    Li Y.
    Liu Z.
    Zhao P.
    Huo J.
    Lin Y.
    Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2019, 45 (02): : 299 - 308
  • [26] Robust Phase Estimation of a Hybrid Monte Carlo/Finite Memory Digital Phase-Locked Loop
    Lee, Sang-Su
    You, Sung-Hyun
    Kim, Seok-Kyoon
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2019, E102D (05) : 1089 - 1092
  • [27] A sensorless drive system for brushless DC motors using a digital phase-locked loop
    Amano, Y
    Tsuji, T
    Takahashi, A
    Ouchi, S
    Hamatsu, K
    Iijima, M
    ELECTRICAL ENGINEERING IN JAPAN, 2003, 142 (01) : 57 - 66
  • [28] On spurious phase-modulation caused by second-harmonic terms for digital phase-locked loop
    Dong, Y. L.
    He, G. Y.
    2006 6TH INTERNATIONAL CONFERENCE ON ITS TELECOMMUNICATIONS PROCEEDINGS, 2006, : 1180 - +
  • [29] A 0.055 mm2 Total Area Triple-Loop Wideband Fractional-N All-Digital Phase-Locked Loop Architecture for 1.9-6.1 GHz Frequency Tuning
    Kang, Byeongseok
    Kim, Youngsik
    Son, Hyunwoo
    Kim, Shinwoong
    ELECTRONICS, 2024, 13 (13)
  • [30] All-Digital Adaptive Clocking to Tolerate Transient Supply Noise in a Low-Voltage Operation
    Chae, Kwanyeob
    Mukhopadhyay, Saibal
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (12) : 893 - 897