An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop

被引:3
|
作者
Namgoong, Won [1 ]
机构
[1] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA
基金
美国国家科学基金会;
关键词
Digital phase-locked loop; digitally controlled oscillator; Kalman filter; supply noise;
D O I
10.1109/TVLSI.2015.2426878
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With increased levels of integration in modern system-on-chips, the coupling of supply noise in a phase-locked loop (PLL) has become the dominant source of performance degradation in many systems. In this paper, an all-digital approach to canceling the effects of supply noise is presented. By sensing the supply noise using an analog-to-digital converter (ADC), an observer-controller loop filter jointly processes the ADC and phase detector outputs to determine the oscillator control signals that minimize the output jitter. The proposed digital PLL is shown to be significantly more robust to supply noise compared with a conventional PLL.
引用
收藏
页码:1025 / 1035
页数:11
相关论文
共 50 条
  • [1] A Digital Phase-Locked Loop With Background Supply Noise Cancellation
    Tseng, Yen-Min
    Yen, Yu-Chi
    Liu, Shen-Iuan
    2021 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2021,
  • [2] Design and Emulation of All-Digital Phase-Locked Loop on FPGA
    Radhapuram, Saichandrateja
    Yoshihara, Takuya
    Matsuoka, Toshimasa
    ELECTRONICS, 2019, 8 (11)
  • [3] A New All-Digital Phase-Locked Loop Based on Single CPLD
    Shen, Weicong
    Zhang, Fan
    PROCEEDINGS OF 2016 8TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2016), 2016, : 307 - 310
  • [4] A new all-digital phase-locked loop with high precision and low jitter
    Chow, Hwang-Cherng
    Su, Chung-Hsin
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (12) : 1241 - 1249
  • [5] Design scheme for an all-digital phase locked loop with a high performance
    Qu B.
    Cheng T.
    Yu D.
    Li Z.
    Zhou W.
    Li S.
    Liu L.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2019, 46 (01): : 112 - 116
  • [6] A fast locked and low phase noise all-digital phase locked loop based on model predictive control
    Sayadi, Mohamad
    Farshidi, Ebrahim
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 88 (03) : 401 - 414
  • [7] A fast locked and low phase noise all-digital phase locked loop based on model predictive control
    Mohamad Sayadi
    Ebrahim Farshidi
    Analog Integrated Circuits and Signal Processing, 2016, 88 : 401 - 414
  • [8] Design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy
    Kratyuk, Volodymyr
    Hanumolu, Pavan Kumar
    Moon, Un-Ku
    Mayaram, Kartikeya
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (03) : 247 - 251
  • [9] A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization
    Tien, Che-Wei
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (06) : 1830 - 1839
  • [10] Capacitive Boosted Ring Oscillators for All-Digital Phase-Locked Loops (ADPLLs)
    Balikai, Vikas
    Kittur, Harish
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (15)