共 50 条
- [1] A Digital Phase-Locked Loop With Background Supply Noise Cancellation 2021 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2021,
- [3] A New All-Digital Phase-Locked Loop Based on Single CPLD PROCEEDINGS OF 2016 8TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2016), 2016, : 307 - 310
- [5] Design scheme for an all-digital phase locked loop with a high performance Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2019, 46 (01): : 112 - 116
- [7] A fast locked and low phase noise all-digital phase locked loop based on model predictive control Analog Integrated Circuits and Signal Processing, 2016, 88 : 401 - 414