Implementing a self-timed low-power java']java accelerator for network-on-chip applications

被引：0

作者：

Liang, Zheng ^{[1
]}

Plosila, Juha ^{[1
]}

Yan, Lu ^{[1
]}

Sere, Kaisa ^{[1
]}

机构：

[1] Turku Ctr Comp Sci, Turku, Finland

来源：

SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper presents an advanced self-timed Java accelerator core which has extremely low power consumption while providing sufficient performance for even the most demanding real-time telecommunication and multimedia applications. The goal is that the accelerator can be directly attached to any general-purpose processor core running some Java-intensive application software. Asynchronous self-timed circuit technology, where timing is based on local handshakes between circuit blocks instead of a global clock signal, provides a promising platform for obtaining a highly modular low-power Java accelerator implementation.

引用

页码：344 / +

页数：2

共 50 条

[21] A low-power wireless-assisted multiple network-on-chip
Baharloo, Mohammad
Khonsari, Ahmad
MICROPROCESSORS AND MICROSYSTEMS, 2018, 63 : 104 - 115
[22] Low power Java']Java processor for embedded applications
Beck, Antonio Carlos S.
Carro, Luigi
VLSI-SOC: FROM SYSTEMS TO CHIPS, 2006, 200 : 213 - +
[23] A Low-Power Network-on-Chip Power-Gating Design with Bypass Mechanism
Ouyang, Yiming
Chen, Zhiyuan
Xu, Dongyu
Liang, Huaguo
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2024, 46 (08): : 3436 - 3444
[24] Dynamic differential self-timed logic families for robust and low-power security ICs
Hassoune, Ilham
Mace, Francois
Flandre, Denis
Legat, Jean-Didier
INTEGRATION-THE VLSI JOURNAL, 2007, 40 (03) : 355 - 364
[25] A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture
Mazumdar, Somnath
Scionti, Alberto
Portero, Antoni
Martinovic, Jan
Terzo, Olivier
COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS, CISIS-2017, 2018, 611 : 407 - 420
[26] Adaptive Low-Power Transmission Coding for Serial Links in Network-on-Chip
Ren, Xianglong
Gao, Deyuan
Fan, Xiaoya
An, Jianfeng
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 1618 - 1624
[27] Low-power network-on-chip for high-performance SoC design
Lee, KM
Lee, SJ
Yoo, HJ
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (02) : 148 - 160
[28] Low-Power, High-Speed Transceivers for Network-on-Chip Communication
Schinkel, Daniel
Mensink, Eisse
Klumperink, Eric A. M.
van Tuijl, Ed
Nauta, Bram
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (01) : 12 - 21
[29] Low Power Self-Timed Carry Lookahead Adders
Balasubramanian, P.
Dhivyaa, D.
Jayakirthika, J. P.
Kaviyarasi, P.
Prasad, K.
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 457 - 460
[30] A VLlW low power Java']Java processor for embedded applications
Beck, ACS
Carro, L
SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 157 - 162

← 1 2 3 4 5 →