Optimum wordlength search using sensitivity information

被引:18
作者
Han, Kyungtae [1 ]
Evans, Brian L. [1 ]
机构
[1] Univ Texas, Embedded Signal Proc Lab, Wireless Networking & Commun Grp, Austin, TX 78712 USA
关键词
D O I
10.1155/ASP/2006/92849
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many digital signal processing algorithms are first developed in floating point and later converted into fixed point for digital hardware implementation. During this conversion, more than 50% of the design time may be spent for complex designs, and optimum wordlengths are searched by trading off hardware complexity for arithmetic precision at system outputs. We propose a fast algorithm for searching for an optimum wordlength. This algorithm uses sensitivity information of hardware complexity and system output error with respect to the signal wordlengths, while other approaches use only one of the two sensitivities. This paper presents various optimization methods, and compares sensitivity search methods. Wordlength design case studies for a wireless demodulator show that the proposed method can find an optimum solution in one fourth of the time that the local search method takes. In addition, the optimum wordlength searched by the proposed method yields 30% lower hardware implementation costs than the sequential search method in wireless demodulators. Case studies demonstrate the proposed method is robust for searching for the optimum wordlength in a nonconvex space.
引用
收藏
页码:1 / 14
页数:14
相关论文
共 32 条
[1]  
[Anonymous], P PLDI
[2]  
[Anonymous], 2001, 80216 IEEE
[3]  
[Anonymous], P IEEE WORKSH VLSI S
[4]  
BAUM DS, 2001, SIMULATING SUI CHANN
[5]  
Beveridge G., 1970, Optimization: Theory and Practice
[6]   Fixed broadband wireless access:: State of the art, challenges, and future directions [J].
Bölcskei, H ;
Paulraj, AJ ;
Hari, KVS ;
Nabar, RU ;
Lu, WW .
IEEE COMMUNICATIONS MAGAZINE, 2001, 39 (01) :100-108
[7]  
Cantin M.-A., 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P53, DOI 10.1109/ISCAS.2001.921982
[8]  
Cantin MA, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, P612
[9]   A methodology and design environment for DSP ASIC fixed point refinement [J].
Cmar, R ;
Rijnders, L ;
Schaumont, P ;
Vernalde, S ;
Bolsens, I .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, :271-276
[10]   Wordlength optimization for linear digital signal processing [J].
Constantinides, GA ;
Chung, PYK ;
Luk, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (10) :1432-1442