occam for multi-processor DEC alphas

被引:0
|
作者
Welch, PH
Poole, MD
机构
来源
PARALLEL PROGRAMMING AND JAVA | 1997年 / 50卷
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A multi-processor implementation of occam2.1 for interconnected DEC Alpha processors has been derived from the Kent Retargetable occam Compiler. Each Alpha processor is supported over a PCI bus by a T425 transputer, whose links complete the communications fabric. This paper reports on the software mechanisms for supporting these platforms from occam so that they appear just like any transputer system - a collection of processing nodes connected by channels placed on links. Advantage was taken of a proprietary multi-threading kernel, supplied as part of 3L Parallel C/AXP, to support parallel inter-node communication. occam multiprocessing is supported by the KRoC kernel running within one of the 3L threads. The performance of generated code and networked systems has been benchmarked, with particular care being taken to measure tile interaction overheads between the Alpha and its communication fabric. An image analysis program was also used in the benchmarking as an example of a real multi-processor application.
引用
收藏
页码:152 / 174
页数:23
相关论文
共 50 条
  • [1] A FULLY PARALLEL, MULTI-PROCESSOR SOFTWARE SYSTEM USING INMOS TRANSPUTERS AND THE OCCAM PROGRAMMING LANGUAGE
    TAYLOR, R
    TAYLOR, S
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (05) : 1590 - 1596
  • [2] MULTI-PROCESSOR SYSTEMS
    HUGHES, P
    DOONE, T
    MICROELECTRONICS AND RELIABILITY, 1977, 16 (04): : 281 - 293
  • [3] Multi-Processor Memory Scoreboard: A multi-processor memory ordering and data consistency checker
    Saravu, Prasad Krishna
    2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 7 - 14
  • [4] A consideration of processor utilization on multi-processor system
    Kashiwagi, Koichi
    Higami, Yoshinobu
    Kobayashi, Shin-Ya
    ADVANCES IN INFORMATION PROCESSING AND PROTECTION, 2007, : 383 - 390
  • [5] Shared multi-processor scheduling
    Dereniowski, Dariusz
    Kubiak, Wieslaw
    EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2017, 261 (02) : 503 - 514
  • [6] Multi-Processor Debug in SoC and Processor designs
    Penner, Bill
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [7] Chip multi-processor generator
    Solomatnikov, Alex
    Firoozshahian, Amin
    Qadeer, Wajahat
    Shacham, Ofer
    Kelley, Kyle
    Asgar, Zain
    Wachs, Megan
    Hameed, Rehan
    Horowitz, Mark
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 262 - +
  • [8] Improved processor synchronization for multi-processor traffic simulator
    Nakamura, S
    Kawanishi, T
    Tanimoto, S
    Miyanishi, Y
    Saito, S
    SYSTEMS MODELING AND SIMULATION: THEORY AND APPLICATIONS, 2005, 3398 : 386 - 391
  • [9] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    PROCEEDINGS OF THE TENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 1999, : 499 - 506
  • [10] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    JOURNAL OF ALGORITHMS, 2001, 38 (01) : 2 - 24