An efficient structure to improve the reliability of deep neural networks on ARMs

被引:3
作者
Liu, Zhi [1 ]
Yang, Xinni [2 ]
机构
[1] Hohai Univ, Informat Div, Nanjing 210098, Jiangsu, Peoples R China
[2] Topsper Secur, Shanghai 200120, Peoples R China
关键词
Deep neural network; Error resilience; Embedded systems; Safety-critical; Soft errors; Reliability; ERROR;
D O I
10.1016/j.microrel.2022.114729
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As Deep Neural Networks (DNNs) become more pervasive in safety-critical embedded systems, improving the soft error resilience of DNNs will grow increasingly important. This paper proposes a Distribution-based Error Detector (DED) to improve DNN's reliability. We compare the proposed approach with the regularization method and the typical Symptom-based Error Detector (SED). From the perspective of the bit error resilience, DED provides the highest fault coverage. Our results show that DED DNNs' Silent Data Corruption rates are less than 0.02 even if error bit rates are up to 1. Further, regarding Architecture Vulnerability Factor (AVF) results, we observe that the regularization method and the SED cannot improve the error resilience of register files for quantized DNNs. On the contrary, DED can reduce the SDC AVF by order of magnitude. In addition, DED can increase Mean Work To Failure (MWTF) by more than 19x, while the regularization method and the SED only increase MWTF by less than 2x.
引用
收藏
页数:9
相关论文
共 46 条
  • [31] How to cope with SEU/SET at system level?
    Pignol, M
    [J]. 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 315 - 318
  • [32] Polyakov VM, 2018, 2018 INTERNATIONAL CONFERENCE LASER OPTICS (ICLO 2018), P280, DOI 10.1109/LO.2018.8435421
  • [33] Ares: A framework for quantifying the resilience of deep neural networks
    Reagen, Brandon
    Gupta, Udit
    Pentecost, Lillian
    Whatmough, Paul
    Lee, Sae Kyu
    Mulholland, Niamh
    Brooks, David
    Wei, Gu-Yeon
    [J]. 2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [34] Analysis of SEU effects in a pipelined processor
    Rebaudengo, M
    Reorda, MS
    Violante, M
    [J]. PROCEEDINGS OF THE EIGHTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, 2002, : 112 - 116
  • [35] Design and evaluation of hybrid fault-detection systems
    Reis, GA
    Chang, J
    Vachharajani, N
    Mukherjee, SS
    Rangan, R
    August, DI
    [J]. 32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 148 - 159
  • [36] SWIFT: Software implemented fault tolerance
    Reis, GA
    Chang, J
    Vachharajani, N
    Rangan, R
    August, DI
    [J]. CGO 2005: INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, 2005, : 243 - 254
  • [37] Investigating data representation for efficient and reliable Convolutional Neural Networks
    Ruospo, Annachiara
    Sanchez, Ernesto
    Traiola, Marcello
    O'Connor, Ian
    Bosio, Alberto
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2021, 86
  • [38] Shafique M, 2013, DES AUT CON
  • [39] Texas Instruments, 2021, COD COMP STUD
  • [40] TI, 2015, TMS570LS3137 16 32 B