Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits

被引:123
作者
Ahlbin, Jonathan R. [1 ]
Massengill, Lloyd W. [1 ]
Bhuva, Bharat L. [1 ]
Narasimham, Balaji [1 ]
Gadlage, Matthew J. [1 ]
Eaton, Paul H. [2 ]
机构
[1] Vanderbilt Univ, Nashville, TN 37235 USA
[2] Microelect Res & Dev Corp, Albuquerque, NM 87110 USA
关键词
Charge sharing; pulse quenching; single-event; single-event transient; single-event upset; CHARGE COLLECTION; NM CMOS; WIDTHS;
D O I
10.1109/TNS.2009.2033689
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Heavy-ion broad-beam experiments on a 130 nm CMOS technology have shown anomalously-short single-event transient pulse widths. 3-D TCAD mixed-mode modeling in 90 nm and 130 nm bulk CMOS has identified a mechanism for simultaneous charge collection on proximal circuit nodes interacting in a way as to truncate, or "quench," a propagated voltage transient, effectively limiting the observed SET pulse widths at high LET. This quenching mechanism is described and analyzed.
引用
收藏
页码:3050 / 3056
页数:7
相关论文
共 18 条
[1]  
*ACCRE, ACCRE COMP CLUST
[2]   Single event upsets in a 130 nm hardened latch design due to charge sharing [J].
Amusan, O. A. ;
Sternberg, A. L. ;
Witulski, A. F. ;
Bhuva, B. L. ;
Black, J. D. ;
Baze, M. P. ;
Massengill, L. W. .
2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, :306-+
[3]   Directional sensitivity of single event upsets in 90 nm CMOS due to charge sharing [J].
Amusan, Oluwole A. ;
Massengill, Lloyd W. ;
Baze, Mark P. ;
Bhuva, Bharat L. ;
Witulski, Arthur F. ;
DasGupta, Sandeepan ;
Sternberg, Andrew L. ;
Fleming, Patrick R. ;
Heath, Christopher C. ;
Alles, Michael L. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) :2584-2589
[4]   Design techniques to reduce SET pulse widths in deep-submicron combinational logic [J].
Amusan, Oluwole A. ;
Massengill, Lloyd W. ;
Bhuva, Bharat L. ;
DasGupta, Sandeepan ;
Witulski, Arthur F. ;
Ahlbin, Jonathan R. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) :2060-2064
[5]   Charge collection and charge sharing in a 130 nm CMOS technology [J].
Amusan, Oluwole A. ;
Witulski, Arthur F. ;
Massengill, Lloyd W. ;
Bhuva, Bharat L. ;
Fleming, Patrick R. ;
Alles, Michael L. ;
Sternberg, Andrew L. ;
Black, Jeffrey D. ;
Schrimpf, Ronald D. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) :3253-3258
[6]  
Baumann R. C., 2005, P IEEE NUCL SPAC RAD, P1
[7]   Variation of digital SET pulse widths and the implications for single event hardening of advanced CMOS processes [J].
Benedetto, JM ;
Eaton, PH ;
Mavis, DG ;
Gadlage, M ;
Turflinger, T .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (06) :2114-2119
[8]   HBD layout isolation techniques for multiple node charge collection mitigation [J].
Black, JD ;
Sternberg, AL ;
Alles, ML ;
Witulski, AF ;
Bhuva, BL ;
Massengill, LW ;
Benedetto, JM ;
Baze, MP ;
Wert, JL ;
Hubert, MG .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (06) :2536-2541
[9]   Production and propagation of single-event transients in high-speed digital logic ICs [J].
Dodd, PE ;
Shaneyfelt, MR ;
Felix, JA ;
Schwank, JR .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) :3278-3284
[10]   Single event transient pulsewidth measurements using a variable temporal latch technique [J].
Eaton, P ;
Benedetto, J ;
Mavis, D ;
Avery, K ;
Sibley, M ;
Gadlage, M ;
Turflinger, T .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) :3365-3368