Electrical Characteristics of High Performance SPC and MILC p-Channel LTPS-TFT with High-κ Gate Dielectric

被引:8
作者
Ma, Ming-Wen [1 ]
Chiang, Tsung-Yu [2 ]
Yeh, Chi-Ruei [2 ]
Chao, Tien-Sheng [2 ]
Lei, Tan-Fu [1 ]
机构
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Dept Electrophys, Hsinchu 30010, Taiwan
关键词
THIN-FILM TRANSISTORS; GRAIN-BOUNDARIES;
D O I
10.1149/1.3177277
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
In this article, high performance p-channel, low temperature polysilicon thin-film transistors (LTPS-TFTs) are fabricated by using HfO(2) gate dielectric and two crystallization methods, solid phase crystallization (SPC) and metal-induced lateral crystallization (MILC) are compared. High field-effect mobility mu(FE) 114 and 215 cm(2)/V s), ultralow subthreshold swing (SS similar to 145 and 107 mV/decade), and low threshold voltage (V(th) similar to -1.05 and -0.75 V) are derived from SPC- and MILC-TFTs with HfO(2) gate dielectric, respectively. These excellent electrical characteristics are due to low trap states and much higher gate capacitance density with equivalent oxide thickness similar to 12.3 nm, resulting in lower operation voltage within 2 V of LTPS-TFT without any passivation method. The comparison of SPC and MILC p-channel LTPS-TFTs with HfO(2) gate dielectric is demonstrated. (C) 2009 The Electrochemical Society. [DOI: 10.1149/1.3177277] All rights reserved.
引用
收藏
页码:H361 / H364
页数:4
相关论文
共 19 条
[1]   TRANSPORT PROPERTIES OF POLYCRYSTALLINE SILICON FILMS [J].
BACCARANI, G ;
RICCO, B ;
SPADINI, G .
JOURNAL OF APPLIED PHYSICS, 1978, 49 (11) :5565-5570
[2]   Effects of longitudinal grain boundaries on the performance of MILC-TFT's [J].
Bhat, GA ;
Jin, ZH ;
Kwok, HS ;
Wong, M .
IEEE ELECTRON DEVICE LETTERS, 1999, 20 (02) :97-99
[3]  
CHO H, 1998, S VLSI TECH, P38
[4]   PERFORMANCE OF THIN-FILM TRANSISTORS ON POLYSILICON FILMS GROWN BY LOW-PRESSURE CHEMICAL VAPOR-DEPOSITION AT VARIOUS PRESSURES [J].
DIMITRIADIS, CA ;
COXON, PA ;
DOZSA, L ;
PAPADIMITRIOU, L ;
ECONOMOU, N .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (03) :598-606
[5]   Effects of NH3 plasma pretreatment before crystallization on low-temperature-processed poly-Si thin-film transistors [J].
Fan, Ching-Lin ;
Yang, Tsung-Hsien .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2006, 153 (08) :H161-H165
[6]   A highly stable SRAM memory cell with top-gated P--N drain poly-Si TFTs for 1.5V operation [J].
Hayashi, F ;
Ohkubo, H ;
Takahashi, T ;
Horiba, S ;
Noda, K ;
Uchida, T ;
Shimizu, T ;
Sugawara, N ;
Kumashiro, S .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :283-286
[7]   A study on improving the reliability of polysilicon TFTs employing dual-layered gate insulator [J].
Kim, Chang-Yeon ;
Park, Sang-Geun ;
Han, Min-Koo ;
Lee, Hong-Koo ;
Lee, Seok-Woo ;
Jung, Sang-Hoon ;
Kim, Chang-Dong ;
Kang, In Byeong .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (04) :H224-H227
[8]   CONDUCTIVITY BEHAVIOR IN POLYCRYSTALLINE SEMICONDUCTOR THIN-FILM TRANSISTORS [J].
LEVINSON, J ;
SHEPHERD, FR ;
SCANLON, PJ ;
WESTWOOD, WD ;
ESTE, G ;
RIDER, M .
JOURNAL OF APPLIED PHYSICS, 1982, 53 (02) :1193-1202
[9]   Process and characteristics of fully silicided source/drain (FSD) thin-film transistors [J].
Lin, Chia-Pin ;
Hsiao, Yi-Hsuan ;
Tsui, Bing-Yue .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) :3086-3094
[10]   High-performance poly-silicon TFTs using HfO2 gate dielectric [J].
Lin, Chia-Pin ;
Tsui, Bing-Yue ;
Yang, Ming-Jui ;
Huang, Ruei-Hao ;
Chien, Chao-Hsin .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (05) :360-363