A Modified Partial Product Generator for Redundant Binary Multipliers

被引:25
作者
Cui, Xiaoping [1 ]
Liu, Weiqiang [1 ]
Chen, Xin [1 ]
Swartzlander, Earl E., Jr. [2 ]
Lombardi, Fabrizio [3 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect Informat & Engn, Nanjing 210016, Jiangsu, Peoples R China
[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
基金
中国国家自然科学基金;
关键词
Redundant binary; modified booth encoding; RB partial product generator; RB multiplier; SPEED; MULTIPLICATION; CONVERSION;
D O I
10.1109/TC.2015.2441711
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to its high modularity and carry-free addition, a redundant binary (RB) representation can be used when designing high performance multipliers. The conventional RB multiplier requires an additional RB partial product (RBPP) row, because an error-correcting word (ECW) is generated by both the radix-4 Modified Booth encoding (MBE) and the RB encoding. This incurs in an additional RBPP accumulation stage for the MBE multiplier. In this paper, a new RB modified partial product generator (RBMPPG) is proposed; it removes the extra ECW and hence, it saves one RBPP accumulation stage. Therefore, the proposed RBMPPG generates fewer partial product rows than a conventional RB MBE multiplier. Simulation results show that the proposed RBMPPG based designs significantly improve the area and power consumption when the word length of each operand in the multiplier is at least 32 bits; these reductions over previous NB multiplier designs incur in a modest delay increase (approximately 5 percent). The power-delay product can be reduced by up to 59 percent using the proposed RB multipliers when compared with existing RB multipliers.
引用
收藏
页码:1165 / 1171
页数:7
相关论文
共 28 条
[1]  
Avizienis A., 1961, IRE Transactions on Electronic Computers, P389
[2]  
Besli N, 2002, IEEE SOUTHEASTCON 2002: PROCEEDINGS, P426, DOI 10.1109/SECON.2002.995633
[3]   A SIGNED BINARY MULTIPLICATION TECHNIQUE [J].
BOOTH, AD .
QUARTERLY JOURNAL OF MECHANICS AND APPLIED MATHEMATICS, 1951, 4 (02) :236-240
[4]   Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits [J].
Chang, CH ;
Gu, JM ;
Zhang, MY .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (10) :1985-1997
[5]   Carry-save multiplication schemes without final addition [J].
Ciminiera, L ;
Montuschi, P .
IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (09) :1050-1055
[6]   High-speed parallel-prefix VLSI ling adders [J].
Dimitrakopoulos, G ;
Nikolos, D .
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (02) :225-231
[7]  
Edamatsu H., 1988, 1988 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. 31st ISSCC. First Edition, P152
[8]  
ERCEGOVAC MD, 1987, IEEE T COMPUT, V36, P895, DOI 10.1109/TC.1987.1676986
[9]   Comments on "A carry-free 54 b x 54 b multiplier using equivalent bit conversion algorithm" [J].
Ercegovac, MD ;
Lang, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (01) :160-161
[10]   FAST MULTIPLICATION WITHOUT CARRY-PROPAGATE ADDITION [J].
ERCEGOVAC, MD ;
LANG, T .
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (11) :1385-1390