Properties incompleteness evaluation by functional verification

被引:27
作者
Fedeli, Andrea
Fummi, Franco
Pravadelli, Graziano
机构
[1] STMicroelectronics, Formal Verificat Grp, I-20041 Agrate Brianza, Italy
[2] Univ Verona, Dipartimento Informat, I-37134 Verona, Italy
关键词
model checking; property coverage; functional verification; fault models;
D O I
10.1109/tc.2007.1012
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Verification engineers cannot guarantee the correctness of the system implementation by model checking if the set of proven properties is incomplete. However, the use of model checking lacks widely accepted coverage metrics to evaluate the property completeness. The already existing metrics are based on time-consuming formal approaches that cannot be efficiently applied to medium/large systems. In this context, the paper proposes a coverage methodology based on a combination of static and dynamic verification that allows us to reduce the evaluation time with respect to pure formal approaches. The joining point between static and dynamic verification is represented by a fault model targeting functional descriptions. Functional fault simulation and dynamic automatic test pattern generation are used to quickly estimate the capability of properties in detecting functional faults. This provides a first estimation of the property completeness. Then, if necessary, model checking is used to complete the analysis, avoiding the underestimation of the property coverage that can be obtained due to the lack of exhaustiveness of dynamic verification. The proposed approach is theoretically founded and its effectiveness is compared with already existing techniques. In addition, experimental results to confirm the theoretical results are provided.
引用
收藏
页码:528 / 544
页数:17
相关论文
共 35 条
[1]  
ABARBANEL Y, 2000, P CAV, P538
[2]   RuleBase: An industry-oriented formal verification tool [J].
Beer, I ;
BenDavid, S ;
Eisner, C ;
Landver, A .
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, :655-660
[3]  
Beer I, 1997, LECT NOTES COMPUT SC, V1254, P279
[4]   A 1000X speed up for properties completeness evaluation [J].
Castelnuovo, A ;
Fedeli, A ;
Fin, A ;
Fummi, F ;
Pravadelli, G ;
Rossi, U ;
Sforza, F ;
Toto, F .
SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, :18-22
[5]  
Chockler H, 2003, LECT NOTES COMPUT SC, V2860, P111
[6]  
Chockler H, 2001, LECT NOTES COMPUT SC, V2102, P66
[7]  
CHOCKLER H, 2001, P INT C TOOLS ALG CO, P528
[8]   AUTOMATIC VERIFICATION OF FINITE-STATE CONCURRENT SYSTEMS USING TEMPORAL LOGIC SPECIFICATIONS [J].
CLARKE, EM ;
EMERSON, EA ;
SISTLA, AP .
ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1986, 8 (02) :244-263
[9]  
CLARKE EM, 1995, DES AUT CON, P427
[10]  
DAVIES R, 2001, NEWRAN02B RANDOM NUM