Digitally-assisted constant-on-time dynamic-biasing technique for bandwidth and slew-rate enhancement in ultra-low-power low-dropout regulator

被引:9
作者
Guo, Jianping [1 ,2 ]
Ho, Marco [3 ]
Leung, Ka Nang [3 ]
Li, Guangxiang [1 ]
机构
[1] Sun Yat Sen Univ, Sch Phys & Engn, Guangzhou 510275, Guangdong, Peoples R China
[2] SYSU CMU Shunde Int Joint Res Inst, Foshan 528300, Peoples R China
[3] Chinese Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China
基金
中国国家自然科学基金;
关键词
constant-on-time; dynamic biasing; low-dropout regulator (LDO); slew-rate enhancement; ultra-low-power; OUTPUT-CAPACITORLESS LDO; RFID TAG ICS; VOLTAGE REGULATOR; CMOS; SYSTEM;
D O I
10.1002/cta.2091
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A digitally-assisted constant-on-time dynamic-biasing (COT-DB) technique has been proposed to enable significant enhancement in dynamic performances, while the average current consumption can be kept to ultralow level. This dynamic-biasing technique has a predefined magnitude and duration on biasing current boost, which is beneficial to estimate power budget in systems with finite energy source. The proposed technique has been applied to a low-dropout regulator (LDO) to demonstrate the effectiveness. Experimental results show that significant improvements in settling times during load-transients and line-transients are as much as 880x, while the current consumption is only 1.02A. In fact, for the same dynamic performances, the average current consumption of LDO with COT-DB technique can be as low as 0.39% of the LDO with heavy static biasing. The digitally-assisted implementation of the technique also allows robust augmentation of the technique onto almost all analog systems. Copyright (c) 2015 John Wiley & Sons, Ltd.
引用
收藏
页码:504 / 513
页数:10
相关论文
共 20 条
[1]   Fast Transient Low-Dropout Voltage Regulator With Hybrid Dynamic Biasing Technique for SoC Application [J].
Chen, Chia-Min ;
Tsai, Tung-Wei ;
Hung, Chung-Chih .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (09) :1742-1747
[2]   A transient-improved low-dropout regulator with nested flipped voltage follower structure [J].
Chen, Hua ;
Leung, Ka Nang .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2013, 41 (10) :1016-1026
[3]  
Chong SS, 2011, IEEE INT SYMP CIRC S, P37
[4]   A 0.9-μA Quiescent Current Output-Capacitorless LDO Regulator With Adaptive Power Transistors in 65-nm CMOS [J].
Chong, Sau Siong ;
Chan, Pak Kwong .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (04) :1072-1081
[5]   A CMOS multichannel electrical stimulation prototype system [J].
Gong, Cihun-Siyong Alex ;
Yao, Kai-Wen ;
Shiue, Muh-Tian .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2013, 41 (03) :238-258
[6]   A CMOS voltage regulator for passive RFID tag ICs [J].
Guo, Jianping ;
Leung, Ka Nang .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2012, 40 (04) :329-340
[7]  
Guo JP, 2010, MIDWEST SYMP CIRCUIT, P21, DOI 10.1109/MWSCAS.2010.5548551
[8]   A 6-μW Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology [J].
Guo, Jianping ;
Leung, Ka Nang .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (09) :1896-1905
[9]   Dynamic Bias-Current Boosting Technique for Ultralow-Power Low-Dropout Regulator in Biomedical Applications [J].
Ho, Marco ;
Leung, Ka Nang .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (03) :174-178
[10]   Fast transient capacitor-less LDO regulator using low-power output voltage detector [J].
Kim, Y. -I. ;
Lee, S. -S. .
ELECTRONICS LETTERS, 2012, 48 (03) :163-U60