Thermo-mechanical Characterization of Copper Filled and Polymer Filled TSVs Considering Nonlinear Material Behaviors

被引:32
作者
Chen, Zhaohui [1 ]
Song, Xiaohui [1 ]
Liu, Sheng [1 ]
机构
[1] Shanghai Jiao Tong Univ, Res Inst Micro Nano Sci & Technol, Shanghai 200240, Peoples R China
来源
2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4 | 2009年
关键词
through silicon via; dielectric layer; polymer filled; finite element analysis; thermo-mechanical stresses; SILICON; VIAS; RELIABILITY;
D O I
10.1109/ECTC.2009.5074192
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to large mismatch in coefficients of thermal expansion between the copper via and the silicon of Through Silicon Via(TSV), significant thermal stresses will be induced at the interfaces of copper/dielectric layer (usually SiO2) and dielectric layer/silicon when TSV structure is subjected to subsequent temperature loadings, which would influence the reliability and the electrical performance of interconnects. As a solution, a modified through silicon via was proposed. The thin SiO2 dielectric layer is replaced by a thick polymer isolation layer. Conformal copper plating is used to realize the connection and the remaining hole in the copper via is filled with polymer material. In this work, thermo-mechanical finite element method (FEM) was used to simulate copper filled and polymer filled TSV structures in order to analyze the thermo-mechanical behavior subjected to a load of temperature cycling. Several configurations were studied, including diameter of the copper via and polymer filled via, the aspect ratio HID, the thickness of parylene dielectric layer. Different selections of filling on the copper via such as polyimide, BCB, epoxy and underfill (FP4256) were compared with the calculation results. The modeling results show that thermal stresses and the risk of failure in the through silicon via can be significantly reduced by use of a soft dielectric layer and polymer filled material.
引用
收藏
页码:1374 / 1380
页数:7
相关论文
共 14 条
[1]  
Gonzalez M., 2005, P 10 PAN PAC MICR S, P25
[2]   3-D packaging: Where all technologies come together [J].
Karnezos, M .
29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, :64-67
[3]  
Kumbhat N, 2005, ELEC COMP C, P1364
[4]   BEHAVIOR OF DELAMINATED PLASTIC IC PACKAGES SUBJECTED TO ENCAPSULATION COOLING, MOISTURE ABSORPTION, AND WAVE SOLDERING [J].
LIU, S ;
MEI, YH .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1995, 18 (03) :634-645
[5]   BIMATERIAL INTERFACIAL CRACK-GROWTH AS A FUNCTION OF MODE-MIXITY [J].
LIU, S ;
MEI, YH ;
WU, TY .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1995, 18 (03) :618-626
[6]  
QIAN ZF, 1999, IEEE T COMPON PACK T, P151
[7]  
QIAN ZF, 2005, EL COMP TECHN C, P141
[8]   Through silicon via technology - Processes and reliability for wafer-level 3D system integration [J].
Ramm, P. ;
Wolf, M. J. ;
Klumpp, A. ;
Wieland, R. ;
Wunderle, B. ;
Michel, B. ;
Reichl, H. .
58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, :841-+
[9]   Investigation of nonlinear behaviors of packaging materials and its application to a flip-chip package [J].
Ren, W ;
Wang, J ;
Qian, Z ;
Zou, D ;
Liu, S .
INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 1999, :31-40
[10]   Back side exposure of variable size through silicon vias [J].
Rowbotham, T. ;
Patel, J. ;
Lam, T. ;
Abhulimen, I. U. ;
Burkett, S. ;
Cai, L. ;
Schaper, L. .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (05) :2460-2466