共 14 条
[1]
Gonzalez M., 2005, P 10 PAN PAC MICR S, P25
[2]
3-D packaging: Where all technologies come together
[J].
29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM,
2004,
:64-67
[3]
Kumbhat N, 2005, ELEC COMP C, P1364
[4]
BEHAVIOR OF DELAMINATED PLASTIC IC PACKAGES SUBJECTED TO ENCAPSULATION COOLING, MOISTURE ABSORPTION, AND WAVE SOLDERING
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A,
1995, 18 (03)
:634-645
[5]
BIMATERIAL INTERFACIAL CRACK-GROWTH AS A FUNCTION OF MODE-MIXITY
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A,
1995, 18 (03)
:618-626
[6]
QIAN ZF, 1999, IEEE T COMPON PACK T, P151
[7]
QIAN ZF, 2005, EL COMP TECHN C, P141
[8]
Through silicon via technology - Processes and reliability for wafer-level 3D system integration
[J].
58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS,
2008,
:841-+
[9]
Investigation of nonlinear behaviors of packaging materials and its application to a flip-chip package
[J].
INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS,
1999,
:31-40
[10]
Back side exposure of variable size through silicon vias
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B,
2006, 24 (05)
:2460-2466