Analysis of Combined Channel Mismatch Effects in Time-Interleaved ADC Systems

被引：0

作者：

Zhang Hao ^{[1
]}

Shi Yibing ^{[1
]}

Wang Zhigang ^{[1
]}

机构：

[1] Univ Elect Sci & Technol China, Sch Automat Engn, Chengdu 610054, Peoples R China

来源：

IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS | 2009年

关键词：

interleaved ADC; subranging ADC; channel mismatch; track/hold circuit; calibration; BACKGROUND CALIBRATION TECHNIQUE; TO-DIGITAL CONVERTERS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A time-interleaved ADC system is an alternative choice to implement a high speed rate ADC with relatively low speed ADCs operating at interleaved sampling times. However, the system resolution always degrades due to mismatches such as offset, gain, bandwidth and timing mismatches between different ADC channels. Previous analyses showed these mismatch effects individually. This paper derives explicit formulas for the mismatch effects when the gain, offset, timing and bandwidth mismatches exist together. Several graphs calculated from these formulas, which would be useful for designing a two-channel interleaved system, are provided too. The formulas can also be used for calibration algorithms to compensate for the channel mismatch effects.

引用

页码：293 / 296

页数：4

共 50 条

[21] Calibration and Correction of Timing Mismatch Error in Two-Channel Time-Interleaved DACs
Xu, Saihua
Lee, Jun Wei
[J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[22] A Novel Clock circuit used in Time-Interleaved ADC
Shen, Xiaofeng
Li, Liang
Xu, Mingyuan
Chen, Xi
[J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MATERIAL, MECHANICAL AND MANUFACTURING ENGINEERING, 2015, 27 : 930 - 933
[23] A mismatch-error minimized four-channel time-interleaved 11 b 150 MS/s pipelined SAR ADC
Hye-Lim Park
Min-Ho Choi
Sang-Pil Nam
Tai-Ji An
Seung-Hoon Lee
[J]. Analog Integrated Circuits and Signal Processing, 2013, 76 : 1 - 13
[24] Inter-channel offset and gain mismatch correction for time-interleaved pipelined ADCs
Jalili, Armin
Sayedi, Sayed Masoud
Wikner, J. Jacob
[J]. MICROELECTRONICS JOURNAL, 2011, 42 (01) : 158 - 164
[25] Estiamtion and Correction of Mismatch Errors in Time-Interleaved ADCs
Zhigang Wang
Lianping Guo
Shulin Tian
Tao Liu
[J]. Journal of Electronic Testing, 2014, 30 : 629 - 635
[26] Generalized blind mismatch correction for two-channel time-interleaved A-TO-D converters
Seo, Munkyo
Rodwell, Mark
Madhow, Upamanyu
[J]. 2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL III, PTS 1-3, PROCEEDINGS, 2007, : 1505 - +
[27] A Novel All-Digital Calibration Method for Timing Mismatch in Time-Interleaved ADC Based on Modulation Matrix
Liu, Sujuan
Zhao, Lin
Li, Shibo
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (07) : 2955 - 2967
[28] Interchannel Mismatch Calibration Techniques for Time-Interleaved SAR ADCs
Bagheri, Mojtaba
Schembari, Filippo
Zare-Hoseini, Hashem
Staszewski, Robert Bogdan
Nathan, Arokia
[J]. IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2021, 2 : 420 - 433
[29] "Split ADC" Calibration for All-Digital Correction of Time-Interleaved ADC Errors
McNeill, John A.
David, Christopher
Coln, Michael
Croughwell, Rosa
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (05) : 344 - 348
[30] Efficient Estimation and Correction of Mismatch Errors in Time-Interleaved ADCs
Schmidt, Christian A.
Cousseau, Juan E.
Figueroa, Jose L.
Reyes, Benjamin T.
Hueda, Mario R.
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2016, 65 (02) : 243 - 254

← 1 2 3 4 5 →