Electrical Characteristics of Si $_{{0.8}}$ Ge $_{{0.2}}$ p-MOSFET With TMA Pre-Doping and NH $_{{3}}$ Plasma IL Treatment

被引:4
作者
Lee, Meng-Chien [1 ,2 ]
Chung, Nien-Ju [1 ,2 ]
Lin, Hung-Ru [1 ,2 ]
Lee, Wei-Li [1 ,2 ]
Chung, Yun-Yan [1 ,2 ]
Wang, Shin-Yuan [1 ,2 ]
Luo, Guang-Li [3 ]
Chien, Chao-Hsin [1 ,2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30010, Taiwan
[3] Natl Nano Device Labs, Hsinchu 30078, Taiwan
关键词
Plasmas; Silicon germanium; Germanium; Silicon; Substrates; MOSFET circuits; Logic gates; Interface passivation; p-MOSFET; remote plasma nitridation; SiGe channel; trimethylaluminum (TMA) pre-doping; OXIDATION; XPS;
D O I
10.1109/TED.2022.3153425
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We successfully fabricated p-MOSFETs on Si $_{0.8}$ Ge $_{0.2}$ substrate using trimethylaluminum (TMA) pre-doping and NH ₃ plasma as interfacial layer (IL) treatment for HfO ₂-based gate stacks. X-ray photoelectron spectroscopy (XPS) findings indicated that SiGe interface with TMA pre-doping and NH ₃ plasma was free from Ge-O bonds and mainly composed of Si-N and Al-O bonds. With this IL treatment, p-MOSFET revealed an improved subthreshold swing of 98 mV/decade and a high $I_{{on}}$ / $I_{{off}}$ ratio of 6 x 10 ⁶. Furthermore, the $I_{D}-V_{D}$ curves of p-MOSFET showed that the driving current was enhanced from 0.5 to 1.8 mu A/mu m at $V_{D} = -$ 1 V. Therefore, the proposed scheme is a simple technique to achieve a high-quality interface on a SiGe substrate.
引用
收藏
页码:1776 / 1780
页数:5
相关论文
共 22 条
  • [1] Gate-All-Around Strained Si0.4Ge0.6 Nanosheet PMOS on Strain Relaxed Buffer for High Performance Low Power Logic Application
    Agrawal, A.
    Chouksey, S.
    Rachmady, W.
    Vishwanath, S.
    Ghose, S.
    Mehta, M.
    Torres, J.
    Oni, A. A.
    Weng, X.
    Li, H.
    Merrill, D.
    Metz, M.
    Murthy, A.
    Kayalieros, J.
    [J]. 2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
  • [2] XPS studies on the interaction of CeO2 with silicon in magnetron sputtered CeO2 thin films on Si and Si3N4 substrates
    Anandan, C.
    Bera, Parthasarathi
    [J]. APPLIED SURFACE SCIENCE, 2013, 283 : 297 - 303
  • [3] High Mobility High-Ge-Content SiGe PMOSFETs Using Al2O3/HfO2 Stacks With In-Situ O3 Treatment
    Ando, Takashi
    Hashemi, Pouya
    Bruley, John
    Rozen, John
    Ogawa, Yohei
    Koswatta, Siyuranga
    Chan, Kevin K.
    Cartier, Eduard A.
    Mo, Renee
    Narayanan, Vijay
    [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (03) : 303 - 305
  • [4] Ge oxide scavenging and gate stack nitridation for strained Si0.7Ge0.3 pFinFETs enabling 35% higher mobility than Si
    Arimura, H.
    Wostyn, K.
    Ragnarsson, L. -A.
    Capogreco, E.
    Chasin, A.
    Conard, T.
    Brus, S.
    Favia, P.
    Franco, J.
    Mitard, J.
    Demuynck, S.
    Horiguchi, N.
    [J]. 2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [5] Chan C, 2015, INT SYMP NETW COD, P21, DOI 10.1109/NETCOD.2015.7176782
  • [6] CORRECTION FACTOR IN THE SPLIT C-V METHOD FOR MOBILITY MEASUREMENTS
    HUANG, CL
    GILDENBLAT, GS
    [J]. SOLID-STATE ELECTRONICS, 1993, 36 (04) : 611 - 615
  • [7] Plasma frequency measurements for absolute plasma density by means of wave cutoff method
    Kim, JH
    Seong, DJ
    Lim, JY
    Chung, KH
    [J]. APPLIED PHYSICS LETTERS, 2003, 83 (23) : 4725 - 4727
  • [8] Interfacial chemistry of the Sr/SiOxNy/Si(100) nanostructure
    Kirsch, PD
    Ekerdt, JG
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2001, 19 (05): : 2222 - 2231
  • [9] Lee CH, 2018, INT EL DEVICES MEET
  • [10] High-Interface-Quality Hf-Based Gate Stacks on Si0.5Ge0.5 Through Aluminum Capping
    Lee, Meng-Chien
    Lee, Wei-Li
    Lin, Hung-Ru
    Luo, Guang-Li
    Chien, Chao-Hsin
    [J]. IEEE ELECTRON DEVICE LETTERS, 2021, 42 (12) : 1723 - 1726