High-speed and low-power electro-optical DSP coprocessor

被引：30

作者：

Tamir, Dan E. ^{[1
]}

Shaked, Natan T. ^{[2
]}

Wilson, Peter J. ^{[3
]}

Dolev, Shlomi ^{[4
]}

机构：

[1] Texas State Univ, Dept Comp Sci, San Marcos, TX 78666 USA

[2] Ben Gurion Univ Negev, Dept Elect & Comp Engn, IL-84105 Beer Sheva, Israel

[3] Kiva Design, Leander, TX 78641 USA

[4] Ben Gurion Univ Negev, Dept Comp Sci, IL-84105 Beer Sheva, Israel

来源：

JOURNAL OF THE OPTICAL SOCIETY OF AMERICA A-OPTICS IMAGE SCIENCE AND VISION | 2009年 / 26卷 / 08期

关键词：

INTERCONNECT; ARCHITECTURE; TECHNOLOGY;

D O I：

10.1364/JOSAA.26.000A11

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

A fast, power-efficient electro-optical vector-by-matrix multiplier (VMM) architecture is presented. Careful design of an electrical unit supporting high-speed data transfer enables this architecture to overcome bottlenecks encountered by previous VMM architectures. Based on the proposed architecture, we present an electro-optical digital signal processing (DSP) coprocessor that can achieve a significant speedup of 2-3 orders of magnitude over existing DSP technologies and execute more than 16 teraflops. We show that it is feasible to implement the system using off-the-shelf components, analyze the performance of the architecture with respect to primitive DSP operations, and detail the use of the new architecture for several DSP applications. (C) 2009 Optical Society of America

引用

页码：A11 / A20

页数：10

共 50 条

[41] Low-Power and High-Speed DRAM Readout Scheme
Sharroush, Sherif M.
2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 791 - 794
[42] HIGH-SPEED LOW-POWER CMOS STATIC RAMS
YASUI, T
MASUHARA, T
MINATO, O
ELECTRONIC ENGINEERING, 1981, 53 (650): : 51 - &
[43] LOW-POWER AND HIGH-SPEED BICMOS GATE ARRAYS
NAKASHIBA, H
YAMADA, K
HATANO, T
DENDA, A
KUSUNOSE, N
FUSE, E
SASAKI, M
NEC RESEARCH & DEVELOPMENT, 1987, (84): : 125 - 130
[44] A High-Speed Low-Power Calibrated Flash ADC
Chang, Hsuan-Yu
Yang, Ching-Yuan
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2369 - 2372
[45] Low-power equalizer architectures for high-speed modems
Azadet, K
Nicole, CJ
IEEE COMMUNICATIONS MAGAZINE, 1998, 36 (10) : 118 - 126
[46] Ultra Low-power, High-speed Digital Comparator
Ghasemzadeh, Mehdi
Najafibisfar, Saeid
Amini, Abdollah
PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 215 - 217
[47] Low-Power High-Speed Silicon Microdisk Modulators
Zortman, William A.
Watts, Michael R.
Trotter, Douglas C.
Young, Ralph W.
Lentine, Anthony L.
2010 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO) AND QUANTUM ELECTRONICS AND LASER SCIENCE CONFERENCE (QELS), 2010,
[48] A Low-Power High-Speed Comparator for Precise Applications
Khorami, Ata
Sharifkhani, Mohammad
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2038 - 2049
[49] High-Speed and Low-Power Logic for SAR ADC
Xu, Daiguo
Xu, Shiliu
2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170
[50] AN IMPROVED TECHNOLOGY FOR HIGH-SPEED LOW-POWER IIL
SMIT, E
VRIJMOED, H
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1980, 127 (11) : C500 - C500

← 1 2 3 4 5 →