High-speed and low-power electro-optical DSP coprocessor

被引：30

作者：

Tamir, Dan E. ^{[1
]}

Shaked, Natan T. ^{[2
]}

Wilson, Peter J. ^{[3
]}

Dolev, Shlomi ^{[4
]}

机构：

[1] Texas State Univ, Dept Comp Sci, San Marcos, TX 78666 USA

[2] Ben Gurion Univ Negev, Dept Elect & Comp Engn, IL-84105 Beer Sheva, Israel

[3] Kiva Design, Leander, TX 78641 USA

[4] Ben Gurion Univ Negev, Dept Comp Sci, IL-84105 Beer Sheva, Israel

来源：

JOURNAL OF THE OPTICAL SOCIETY OF AMERICA A-OPTICS IMAGE SCIENCE AND VISION | 2009年 / 26卷 / 08期

关键词：

INTERCONNECT; ARCHITECTURE; TECHNOLOGY;

D O I：

10.1364/JOSAA.26.000A11

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

A fast, power-efficient electro-optical vector-by-matrix multiplier (VMM) architecture is presented. Careful design of an electrical unit supporting high-speed data transfer enables this architecture to overcome bottlenecks encountered by previous VMM architectures. Based on the proposed architecture, we present an electro-optical digital signal processing (DSP) coprocessor that can achieve a significant speedup of 2-3 orders of magnitude over existing DSP technologies and execute more than 16 teraflops. We show that it is feasible to implement the system using off-the-shelf components, analyze the performance of the architecture with respect to primitive DSP operations, and detail the use of the new architecture for several DSP applications. (C) 2009 Optical Society of America

引用

页码：A11 / A20

页数：10

共 50 条

[21] A Low-Power High-Speed Charge-Steering Comparator for High-Speed Applications
Hassan, Ali H.
Aboudina, Mohamed M.
Refky, Mohamed
2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
[22] Asynchronous design for high-speed and low-power circuits
Beerel, Peter A.
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 669 - 669
[23] HIGH-SPEED AND LOW-POWER GAAS DCFL DIVIDER
NAGANO, K
YAGITA, H
TAMURA, A
UENOYAMA, T
TSUJII, H
NISHII, K
SAKASHITA, T
ONUMA, T
ELECTRONICS LETTERS, 1984, 20 (13) : 549 - 550
[24] Special Section on Low-Power and High-Speed Chips
Egawa, Ryusuke
Wada, Yasutaka
IEICE TRANSACTIONS ON ELECTRONICS, 2023, E106C (06) : 301 - 302
[25] JOSEPHSON HIGH-SPEED AND LOW-POWER LSI TECHNOLOGY
TAHARA, S
NAGASAWA, S
NUMATA, H
HASHIMOTO, Y
YOROZU, S
MATSUOKA, H
NEC RESEARCH & DEVELOPMENT, 1995, 36 (01): : 221 - 230
[26] Special Section on Low-Power and High-Speed Chips
Arakawa, Fumio
Ikeda, Makoto
IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (03): : 66 - 67
[27] Low-power, high-speed sram design: A review
Soon-Hwei, Tan
Poh-Yee, Loh
Sulaiman, Mohd-Shahiman
Yusoff, Zubaida
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (01): : 5 - 11
[28] High-speed and low-power repeater for VLSI interconnects
A.Karthikeyan
P.S.Mallick
Journal of Semiconductors, 2017, (10) : 83 - 87
[29] Low-power high-speed current comparator design
Banks, D.
Toumazou, C.
ELECTRONICS LETTERS, 2008, 44 (03) : 171 - U2
[30] High-speed and low-power CMOS priority encoders
Wang, JS
Huang, CH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1511 - 1514

← 1 2 3 4 5 →