A 1.2-V 10-Gb/s Highly CPD Isolated and Bandwidth Enhanced Optical Receiver in 0.13-μm CMOS Technology

被引:0
|
作者
Oh, W. S.
Park, K.
Min, K. W.
Son, H. S.
Lee, Y. S.
机构
来源
11TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS I-III, PROCEEDINGS,: UBIQUITOUS ICT CONVERGENCE MAKES LIFE BETTER! | 2009年
关键词
LC-ladder network; pre amplifier; post amplifier; optical receiver; CMOS; FRONT-END;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
To highly isolate inherent parasitic capacitance (C-PD) of photodiode, second-order passive LC-ladder network is exploited. And to enhance the bandwidth, various techniques, such as capacitive degeneration, inductive peaking, active feedback, and negative impedance compensation, are applied. In this paper, a 1.2-V 10-Gb/s optical receiver is designed in 0.13-mu m CMOS technology. The proposed optical receiver achieves similar to 8.2-GHz of bandwidth for 0.25-pF of C-PD and similar to 6.9-GHz of bandwidth for 1-pF of C-PD for 10-Gb/s operation.
引用
收藏
页码:1586 / 1590
页数:5
相关论文
共 50 条
  • [1] Design and Implementation of 10-Gb/s Optical Receiver Analog Front-End in 0.13-μm CMOS Technology
    Oh, Won-Seok
    Park, Kang-Yeob
    Park, Kyu-Ho
    Kim, Chang-Joon
    Moon, Jong-Kook
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03): : 393 - 398
  • [2] A fully integrated 10-Gb/s receiver with adaptive optical dispersion equalizer in 0.13-μm CMOS
    Momtaz, Afshin
    Chung, David
    Kocaman, Namik
    Cao, Jun
    Caresosa, Mario
    Zhang, Bo
    Fujimori, Ichiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (04) : 872 - 880
  • [3] A 10-Gb/s, 95-dBΩ, 20-mW Optical Receiver Front-End in 0.13-μm CMOS Technology
    Oh, W. S.
    Park, K.
    Min, K. W.
    Im, Y. M.
    Lee, Y. S.
    2009 SYMPOSIUM ON PHOTONICS AND OPTOELECTRONICS (SOPO 2009), 2009, : 332 - +
  • [4] A 1.2-V highly linear balanced noise-cancelling LNA in 0.13-μm CMOS
    Jussila, Jarkko
    Sivonen, Pete
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (03) : 579 - 587
  • [5] A 10-Gb/s low-power inverter-based optical receiver front-end in 0.13-μm CMOS process
    Gong, Yihong
    Chen, Qibin
    Tu, Ruiyong
    Wu, Sini
    Xie, Jin
    Sun, Qiyan
    Li, Jinghu
    Luo, Zhicong
    INTEGRATION-THE VLSI JOURNAL, 2024, 94
  • [6] 10-Gb/s 0.13-μm CMOS Inductorless Modified-RGC Transimpedance Amplifier
    Taghavi, Mohammad Hossein
    Belostotski, Leonid
    Haslett, James W.
    Ahmadi, Peyman
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (08) : 1971 - 1980
  • [7] A Robust 10-Gb/s Duobinary Transceiver in 0.13-μm SOI CMOS for Short-Haul Optical Networks
    Aguirre, Javier
    Bol, David
    Flandre, Denis
    Sanchez-Azqueta, Carlos
    Celma, Santiago
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2018, 65 (02) : 1518 - 1525
  • [8] A divide-by-16.5 circuit for 10-Gb ethernet transceiver in 0.13-πm CMOS
    Moon, Y
    Lee, SH
    Shim, D
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) : 1175 - 1179
  • [9] A 1.2-V 37-38.5-GHz eight-phase clock generator in 0.13-μm CMOS technology
    Cho, Lan-Chou
    Lee, Chihun
    Liu, Shen-Iuan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (06) : 1261 - 1270
  • [10] A 1.2-V 19.2-mW 10-bit 30-MS/s pipelined ADC in 0.13-μm CMOS
    张章
    袁宇丹
    郭亚炜
    程旭
    曾晓洋
    半导体学报, 2010, 31 (09) : 134 - 140