BIST tool digs into embedded memories

被引:0
作者
Lipman, J
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:16 / 16
页数:1
相关论文
共 50 条
  • [31] BIST scheme for non-volatile memories
    Olivo, Piero
    Dalpasso, Marcello
    Journal of Electronic Testing: Theory and Applications (JETTA), 1998, 12 (1-2): : 139 - 144
  • [32] A BIST scheme for non-volatile memories
    Olivo, P
    Dalpasso, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (1-2): : 139 - 144
  • [33] Towards a Tool for Implementing Delay-Free ECC in Embedded Memories
    Bonnoit, Thierry
    Nicolaidis, Michael
    Zergainoh, Nacer-Eddine
    2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 441 - 442
  • [34] BIST for embedded SRAMs in system on chips
    Niamat, MY
    Ravinuthala, AS
    Jamali, MM
    Vemuru, SR
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 74 - 80
  • [35] A Programmable Memory BIST for Embedded Memory
    Hong, WonGi
    Choi, JungDai
    Chang, Hoon
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 634 - 637
  • [36] A programmable BIST core for embedded DRAM
    Huang, CT
    Huang, JR
    Wu, CF
    Wu, CW
    Chang, TY
    IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (01): : 59 - 70
  • [37] Programmable BIST core for embedded DRAM
    Natl Tsing Hua Univ, Hsinchu, Taiwan
    IEEE Des Test Comput, 1 (59-69):
  • [38] Optimal BIST using an embedded microprocessor
    Hwang, S
    Abraham, JA
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 736 - 745
  • [39] Generic BIST Architecture for Testing of Content Addressable Memories
    Grigoryan, H.
    Harutyunyan, G.
    Shoukourian, S.
    Vardanian, V.
    Zorian, Y.
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [40] BIST analysis of an embedded memory associated logic
    Savir, J
    VLSI DESIGN, 2001, 12 (04) : 563 - 578