共 50 条
- [4] A LOW-POWER ALL-DIGITAL PHASE MODULATOR PAIR FOR LINC TRANSMITTERS 2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 48 - 51
- [5] A low-jitter all-digital PLL with high-linearity DCO MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (04): : 1347 - 1357
- [6] A low-jitter all-digital PLL with high-linearity DCO Microsystem Technologies, 2021, 27 : 1347 - 1357
- [7] CMOS high-resolution all-digital phase-locked loop Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 221 - 224
- [8] A 5.4 GHZ ALL-DIGITAL PHASE-LOCKED LOOP WITH A WIDE OUTPUT SWING AND HIGH-LINEARITY DAC 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
- [9] An all-digital phase-locked loop with high-resolution for SoC applications 2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 207 - +