A High-Linearity and High-Resolution All-Digital Phase Modulator With Calibration Algorithm for LINC Transmitters

被引:0
|
作者
Wang, Yang
Xie, Linlin
Qiao, Shushan [1 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Linear amplification with nonlinear components (LINC) is an attractive technique to achieve linearity amplification with high efficiency. The linearity and resolution of the delay line play a great important role for the performance of LINC transmitters. In order to overcome the limitation of linearity and resolution, a delay-based all-digital phase modulator with calibration algorithm is proposed. This chip is implemented in 0.18 mu m CMOS technology. Measurement result proves that the proposed PM (Phase Modulator) has achieved 2.16ps resolution and the root mean square jitter of the delay is 11.8057ps (0.17 degrees).
引用
收藏
页码:120 / 122
页数:3
相关论文
共 50 条
  • [1] A high-linearity and high-resolution delay line structure with a calibration algorithm in delay-based LINC transmitters
    韩越
    乔树山
    黑勇
    Journal of Semiconductors, 2016, (01) : 103 - 109
  • [2] A high-linearity and high-resolution delay line structure with a calibration algorithm in delay-based LINC transmitters
    Han Yue
    Qiao Shushan
    Hei Yong
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (01)
  • [3] A high-linearity and high-resolution delay line structure with a calibration algorithm in delay-based LINC transmitters
    韩越
    乔树山
    黑勇
    Journal of Semiconductors, 2016, 37 (01) : 103 - 109
  • [4] A LOW-POWER ALL-DIGITAL PHASE MODULATOR PAIR FOR LINC TRANSMITTERS
    Tsai, Ping-Yuan
    Chen, Tsan-Wen
    Lee, Chen-Yi
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 48 - 51
  • [5] A low-jitter all-digital PLL with high-linearity DCO
    Lo, Yu-Lung
    Wang, Hsi-Hua
    Li, Yu-Hsin
    Fan, Fang-Yu
    Yu, Chun-Yen
    Liu, Jen-Chieh
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (04): : 1347 - 1357
  • [6] A low-jitter all-digital PLL with high-linearity DCO
    Yu-Lung Lo
    Hsi-Hua Wang
    Yu-Hsin Li
    Fang-Yu Fan
    Chun-Yen Yu
    Jen-Chieh Liu
    Microsystem Technologies, 2021, 27 : 1347 - 1357
  • [7] CMOS high-resolution all-digital phase-locked loop
    Mokhtari, E
    Sawan, M
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 221 - 224
  • [8] A 5.4 GHZ ALL-DIGITAL PHASE-LOCKED LOOP WITH A WIDE OUTPUT SWING AND HIGH-LINEARITY DAC
    Liu, Li
    Gai, Weixin
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [9] An all-digital phase-locked loop with high-resolution for SoC applications
    Sheng, Duo
    Chung, Ching-Che
    Lee, Chen-Yi
    2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 207 - +
  • [10] A 1-16 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator
    Wu, Guoying
    Huang, Deping
    Li, Jingxiao
    Gui, Ping
    Liu, Tianwei
    Guo, Shita
    Wang, Rui
    Fan, Yanli
    Chakraborty, Sudipto
    Morgan, Mark
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (07) : 2511 - 2520