Novel implementation of 6th order MASH delta-sigma modulators for wideband and multi-standard applications

被引:2
作者
Tiew, KT [1 ]
Payne, AJ [1 ]
Cheung, PYK [1 ]
机构
[1] Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2AZ, England
来源
2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS | 2001年
关键词
D O I
10.1109/VTSA.2001.934500
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel implementation of a 6th order cascade of lowpass and bandpass MASH Delta Sigma modulators architecture intended for wideband and multi-standard applications. it demonstrates the improvement in dynamic range of about 22dB over its cascade of lowpass stages only counterpart.
引用
收藏
页码:129 / 132
页数:4
相关论文
共 6 条
[1]   THE DESIGN OF SIGMA-DELTA MODULATION ANALOG-TO-DIGITAL CONVERTERS [J].
BOSER, BE ;
WOOLEY, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) :1298-1308
[2]   2ND-ORDER SIGMA DELTA MODULATION FOR DIGITAL-AUDIO SIGNAL ACQUISITION [J].
BRANDT, BP ;
WINGARD, DE ;
WOOLEY, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) :618-627
[3]   A 13-bit, 1.4 -MS/s sigma-delta modulator for RF baseband channel applications [J].
Feldman, AR ;
Boser, BE ;
Gray, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) :1462-1469
[4]  
*MATHW INC, 1997, SIMULINK MATLAB US G
[5]   A 16-BIT OVERSAMPLING A-TO-D CONVERSION TECHNOLOGY USING TRIPLE-INTEGRATION NOISE SHAPING [J].
MATSUYA, Y ;
UCHIMURA, K ;
IWATA, A ;
KOBAYASHI, T ;
ISHIKAWA, M ;
YOSHITOME, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) :921-929
[6]  
TABATABAEI A, IEEE ISSC 2000, P342