Multi-Directional Space Tessellation to Improve the Decision Boundary in Indirect Mixed-Signal Testing

被引:0
作者
Gomez-Pau, Alvaro [1 ]
Balado, Luz [1 ]
Figueras, Joan [1 ]
机构
[1] Univ Politecn Cataluna, UPC BarcelonaTech, Dept Elect Engn, Diagonal Ave 647,9th Floor, Barcelona 08028, Spain
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2017年 / 33卷 / 03期
关键词
Mixed-signal test; Alternate test; Indirect measurements; Test escapes; Yield loss; Feature selection; Measurements selection; Analog metrics; Quadtrees; Octrees; 2(n)-Trees; Classifiers; Band-pass filter; Biquad filter; ANALOG;
D O I
10.1007/s10836-017-5648-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One of the most challenging aspects in nowadays microelectronics industry is production test and verification of mixed-signal circuits. In order to cope with some of the drawbacks encountered in this scenario, researchers have found alternate test as a promising solution in achieving such endeavor. This work prospects the possibilities of using space tessellations along multiple directions in order to improve the test decision boundary definition in the alternate measure space. The proposed method is able to reduce false positive test outcomes, i.e. test escapes, with acceptable penalty in test yield loss metric. The key idea presented in this work is to use an ensemble of octrees, each of them tessellating the plane along different directions. Such tessellations create a refinement in the non linear test decision boundaries without the need of including extra circuit samples. The tree ensemble, together with a strict test decision criterion, serve as a classifier during the production testing phase. The proposed multi-directional ensemble tessellation strategy has been applied to test a band-pass Biquad filter affected by parametric variations. The proposed method has reported promising simulation results in lowering the test escapes metric as compared to a single octree classifier. The computational overhead of evaluating several octrees is insignificant since 2 (n) -tree data structures are traversed efficiently. The octree ensemble technique has also been compared against a classic specification guard-banding technique reporting better test yield loss metrics for the same test escape target.
引用
收藏
页码:315 / 328
页数:14
相关论文
共 22 条
[11]   Efficient Production Binning Using Octree Tessellation in the Alternate Measurements Space [J].
Gomez-Pau, Alvaro ;
Balado, Luz ;
Figueras, Joan .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (08) :1386-1395
[12]   A new measure of rank correlation [J].
Kendall, MG .
BIOMETRIKA, 1938, 30 :81-93
[13]   Efficiency evaluation of analog/RF alternate test: Comparative study of indirect measurement selection strategies [J].
Larguech, Syhem ;
Azais, Florence ;
Bernard, Serge ;
Comte, Mariane ;
Kerzerho, Vincent ;
Renovell, Michel .
MICROELECTRONICS JOURNAL, 2015, 46 (11) :1091-1102
[14]   Brownian distance correlation-directed search: A fast feature selection technique for alternate test [J].
Leger, Gildas ;
Barragan, Manuel J. .
INTEGRATION-THE VLSI JOURNAL, 2016, 55 :401-414
[15]  
Meagher D.J., 1980, Octree encoding: A new technique for the representation, manipulation and display of arbitrary 3-d objects by computer
[16]   Octree-based production of near net shape components [J].
Medellin, H. ;
Corney, J. R. ;
Davies, J. B. C. ;
Lim, T. ;
Ritchie, J. M. .
IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2008, 5 (03) :457-466
[17]   A tutorial introduction to research on analog and mixed-signal circuit testing [J].
Milor, LS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1998, 45 (10) :1389-1407
[18]   Classification of defective analog integrated circuits using artificial neural networks [J].
Stopjaková, V ;
Malosek, P ;
Micusík, D ;
Matej, M ;
Margala, M .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (01) :25-37
[19]   Adaptive Alternate Analog Test [J].
Stratigopoulos, Haralampos-G. ;
Mir, Salvador .
IEEE DESIGN & TEST OF COMPUTERS, 2012, 29 (04) :71-79
[20]   Error moderation in low-cost machine-learning-based analog/RF testing [J].
Stratigopoulos, Haralarnpos-G. ;
Makris, Yiorgos .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (02) :339-351