Assertion checking unified

被引:0
|
作者
Gulwani, Sumit [1 ]
Tiwari, Ashish [2 ]
机构
[1] Microsoft Res, Redmond, WA 98052 USA
[2] SRI Int, Menlo Pk, CA 94025 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We revisit the connection between equality assertion checking in programs and unification that was recently described in [7]. Using a general formalization of this connection, we establish interesting connections between the complexity of assertion checking in programs and unification theory of the underlying program expressions. In particular, we show that assertion checking is: (a) PTIME for programs with nondeterministic conditionals that use expressions from a strict unitary theory, (b) coNP-hard for programs with nondeterministic conditionals that use expressions from a bitary theory, and (c) decidable for programs with disequality guards that use expressions from a convex finitary theory. These results generalize several recently published results and also establish several new results. In essence, they provide new techniques for backward analysis of programs based on novel integration of theorem proving technology in program analysis.
引用
收藏
页码:363 / +
页数:2
相关论文
共 50 条
  • [41] How the design of JML accommodates both runtime assertion checking and formal verification
    Leavens, GT
    Cheon, Y
    Clifton, C
    Ruby, C
    Cok, DR
    SCIENCE OF COMPUTER PROGRAMMING, 2005, 55 (1-3) : 185 - 208
  • [42] Integrating Software Testing and Run-Time Checking in an Assertion Verification Framework
    Mera, Edison
    Lopez-Garcia, Pedro
    Hermenegildo, Manuel
    LOGIC PROGRAMMING, 2009, 5649 : 281 - +
  • [43] Assertion-based proof checking of Chang-Roberts leader election in PVS
    Romijn, Judi
    Wesselink, Wieger
    Mooij, Arjan
    AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2007, 4762 : 347 - +
  • [44] JML runtime assertion checking: Improved error reporting and efficiency using strong validity
    Chalin, Patrice
    Rioux, Frederic
    FM 2008: FORMAL METHODS, PROCEEDINGS, 2008, 5014 : 246 - 261
  • [45] PSL Assertion Checking Using Temporally Extended High-Level Decision Diagrams
    Jenihhin, Maksim
    Raik, Jaan
    Chepurov, Anton
    Ubar, Raimund
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (06): : 289 - 300
  • [46] A Case Study of Time-Multiplexed Assertion Checking for Post-Silicon Debugging
    Gao, Ming
    Cheng, Kwang-Ting
    2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, : 90 - 96
  • [47] UNIFIED APPROACH TO STUDY OF SELF-CHECKING SYSTEMS
    GEFFROY, JC
    DIAZ, M
    DIGITAL PROCESSES, 1977, 3 (04): : 289 - 306
  • [48] PSL Assertion Checking Using Temporally Extended High-Level Decision Diagrams
    Maksim Jenihhin
    Jaan Raik
    Anton Chepurov
    Raimund Ubar
    Journal of Electronic Testing, 2009, 25 : 289 - 300
  • [49] UNIFIED MEASUREMENTS IN ADJUSTING, CHECKING, AND TESTING FORGING PRESSES
    PUSTOVALOV, VG
    MEASUREMENT TECHNIQUES USSR, 1984, 27 (07): : 612 - 614
  • [50] A Unified Model Checking Approach with Projection Temporal Logic
    Duan, Zhenhua
    Tian, Cong
    FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2008, 5256 : 167 - 186